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Three-phase voltage source inverters are increasingly employed in power systems
and industrial applications. Various pulse width modulation strategies have been applied
to control the voltage source inverters. This dissertation presents a hybrid 2D-3D space
vector modulation algorithm for three-phase voltage source inverters with both three-wire
and four-wire topologies. The voltage magnitude and phase angle of the inverters
fundamental output phase voltage are precisely controlled under either balanced or
unbalanced load conditions, and hence, the space vector algorithm offers synchronization
controllability over generation control in distributed generation systems. The numerical
efficiency and simplicity of the proposed algorithm are validated through conducting
MATLAB/Simulink simulations and hardware experiments.
Mathematical description and harmonic analyses of output phase voltages of
three-phase voltage source inverter which employs a hybrid 2D-3D SVM are presented in
this dissertation. Explicit time domain representation of the harmonic components in
addition to the total harmonic distortion of the output phase voltages are given in terms of
system and switching parameters. The dissertation also investigates the harmonic

characteristics and low total harmonic distortion performance against the linearity of
modulation region which helps in the harmonic performance and design studies of such
inverters employing the hybrid 2D-3D SVM. Experimental results are used to validate
these analyses.
In addition, the performance and the harmonic contents of the inverter output
phase voltage when applying the proposed hybrid 2D-3D SVM are compared to that
obtained from conventional 2D SVM and 3D SVM. As a result, the proposed new
algorithm shows advantages in terms of low total harmonic distortion and reduced
harmonic contents in both three-wire and four-wire systems.
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CHAPTER I
INTRODUCTION

1.1

Background
With increased awareness on depletion of traditional fossil fuel and negative

environmental impact of greenhouse effect, it becomes more urgent than ever before to
search for sustainable energy resources as alternatives to fossil fuel. Amongst those, wind
energy generation has attracted more interest and has gained rapid development over the
last decade.
Power electronic converters constitute the controllable interface between various
Distributed generation (DG) sources and the utility grid or the demand. Distributed
energy systems can provide solution to many power system problems. Distributed
Generation has proven to effectively improve power system stability, power quality,
energy efficiency, and help environmental protection [1]. The controllability of voltage
source inverters increases the stability and reliability of the system especially during the
islanded operation.
Three-phase inverters are increasingly employed in power systems and industrial
applications, such as distributed generation, combined heat and power (CHP) systems, ac
drives, uninterruptible power supplies (UPS), switching compensators, as well as unified
power flow controllers (UPFC), where the controllable frequency and the ac voltage
magnitude are achieved through various pulse-width modulation (PWM) control
1

strategies. Additionally, the generation control in distributed generation systems is
primarily achieved through the power electronic interface between the DG source and the
demand or the grid. Figure 1.1 shows an example of applications of three-phase voltage
source inverters in CHP systems.

Figure 1.1

Conceptual design of the inverted-based engine generator [tecogen.com]

Generally, the standard three-phase inverter used in drives application is threelevel inverter. The purpose of the used modulation techniques is to determine the
ON/OFF operation time of the power electronic switches to keep the output waveform
close to a pure sinusoidal signal. The most common techniques used in these applications
are the carrier based technique [2], the space vector technique [3]-[4] and the selective
harmonic elimination technique [5].
The output discrete voltage signal of the voltage source inverter contains high
change in the voltage with respect to time, so the expected load should be inductive to
reduce the current harmonics.
2

The conventional topology of three-phase inverters consists of three legs, where
the midpoint of each leg forms a single phase that is connected to the point of common
coupling (PCC). The neutral current in this topology is forced to zero due to the physical
connection of the inverter topology.
Alternatively, when the physical path of the neutral current is available, neutral
current compensation is achieved through two main methods. The first method is
achieved by adding a controllable fourth leg which consists of two additional switches.
The midpoint of the additional fourth leg is tied to the neutral of the load (assuming a Yconnected load) [6]-[8]. The interest in the four controlled legged inverter has increased
in many applications such as distributed power generators [9]-[10] and active power
filters in order to compensate the current harmonics [11]-[16]. Some of the space vector
modulation schemes for four-leg inverter are presented in [17].
The second method used to compensate for the neutral current is to use a splitcapacitor topology. In this topology, the DC midpoint, or alternatively referred to by dc
neutral is physically tied to the load’s neutral point. From the technical perspective, the
performance and controllability of the first method is enhanced by the additional fourth
leg. From the economical perspective, the split capacitor topology is preferred due to
fewer switching devices [18]. The idea of adding an active filter of two-capacitors as an
independent fourth-leg to the conventional three-leg VSI is proposed in [16]. This fourth
leg is used to handle the neutral current from unbalanced or nonlinear loading conditions
by which the neutral current will not pass through the DC capacitors and a smaller
capacitor is used.

3

Generally, the inverter output is controlled through two main control categories:
voltage control and current control. Current control techniques force the inverter output
current to instantaneously follow a predefined current. Current control of the VSI is
preferred with grid connected applications where the voltage is indirectly kept constant
by the grid’s voltage. This control category is suitable for power control applications.
Alternatively, the Voltage Control of the inverter output is employed in islanded power
systems where maintaining the voltage level to a predefined reference is highly desirable
due to the absence of the gird.
1.2

Literature review
Different PWM strategies are used to control the VSI [19]. Sinusoidal pulse width

modulation (SPWM) is a carrier based technique achieved by comparing a reference
sinusoidal signal with a triangle carrier signal to generate a sine weighted modulating
signal. The drawbacks of SPWM are mainly that the harmonics generated with SPWM
may not be totally suppressed, the range of linearity is narrow and the DC bus utilization
is only up to 78.5% [20]. Space vector modulation (SVM) is another direct digital PWM
technique proposed in 1982 [21], which is widely used with three-phase power converters
applications. Recent research works have proven that SVM is the most favorable PWM
scheme, because it increases the DC link utilization, suitable to be used in digital
controllers and it its linear modulation range for the output line-to-line voltages is wide
[22]. A comparison between carrier based PWM and space vector modulation is
presented in [22]-[24]. In [22] the authors comprehensively analyze the relationship
between space-vector modulation and three-phase carrier-based pulse width modulation
with a study of the modulation signals and the space vectors, the switching pattern of
4

space-vector modulation and the type of carrier, and the relationship between the
distribution of zero vectors and different zero-sequence signals. In [23] the authors
conclude that under certain circumstances, the two approaches are equivalent. Reference
[24] shows that the classical space vector modulation is functionally identical to the
double-sided uniform-sampled pulse width modulation.
Conventional SVM scheme is usually known by 2D SVM. The term 2D in 2D
SVM means that the plane is divided into a number of 2D sectors in αβ-plane which will
be discussed in more details in the next chapter. Later the term 3D in 3D SVM means that
the space will be divided into a number of 3D prisms in αβγ-space.
The inverter topology normally influences the choice of adopted control
algorithm. For three wire topology or isolated neutral topology, i.e. absence of physical
return path for the zero-sequence component of neutral current [25], the application of 2D
SVM algorithm is preferred. For unbalanced loads with a physical path for the neutral
current, or in other words, for four wire inverter topology, 3D SVM [26, 27] is employed
for better compensation of the zero-sequence component as well as for better utilization
of the power switches.
For both voltage and current controlled VSI, extensive research has been
performed on the 2D SVM control of three-leg inverters [28]-[29]. The authors in [30]
presented an overview of PWM and 2D SVM techniques for voltage controlled inverters.
Concurrently, 3D SVM was employed in the control of four-leg inverters [17], [26].
Since split capacitor topology did not attract 2D SVM, the authors in [31] present the
split-capacitor three-phase converter controlled as a current regulator using 3D SVM.
Additionally, the authors compensated for the harmonics of the ac current. Moreover, the
5

authors in [32] presented the VSI with split-capacitors as a power quality compensator.
Other applications of 3D SVM based on the logical functions and sequence
decomposition are found in [27], [33]. The authors in [27] present a 3D space vector
current control algorithm for three-phase four-wire system based on three sequences
decomposition and six PI controllers. Reference [33] presents mathematically and
physically a new standpoint on the analysis of the space-vector modulation in three-phase
inverters.
Different space vector methods are presented in the literature [34]-[37], in
reference [38] the authors proposed method for optimization of the harmonic
performance of the three-phase converter under the space vector modulation.
Analysis of the output waveforms of three-phase converter is covered in some
research works. A theoretical analysis of the harmonic content of PWM waveforms for
multiple-frequency modulator is presented in [39]. In [40] a harmonic analysis of 2D
SVM waveform is presented with experimental verification. The authors in [41] present a
generalized discontinuous PWM scheme for three-phase voltage source inverters based
on 2D SVM. The harmonic and inter-harmonics are analyzed in [42] with a three-phase
inverter supplying an induction motor based on space vector modulation and in [43] a
time domain representation for the over-modulation operation is presented. In [38] and
[44] the authors present a harmonic reduction in the output waveforms based on space
vector modulation. Some literature work in minimizing the switching losses based on
space vector approach like [45]–[46].
Non-sinusoidal carrier-based PWM techniques are achieved by comparing the
carrier to a non-sinusoidal reference. This can be achieved by injecting, or
6

superimposing, a zero-sequence component over the sinusoidal reference [47]. This
technique is mainly used to obtain a 15% increase in the modulation range over the
SPWM for the inverter line-line output voltage [47]. Other non-sinusoidal PWM
techniques involve harmonic injection method, where the sinusoidal reference is
combined with a predefined harmonic signal to force the harmonic cancelation
phenomena and hence reduce the harmonic impact of the generated output voltage.
Research presented in [24] indicates that 2D SVM is identical to the uniformly
sampled PWM algorithm. Additionally, it is shown in [24], [48] that the linear
modulation region of 2D SVM is similar to the 3rd harmonic injection PWM. Moreover,
according to [49], the author claims that a maximum possible linear modulation for all
PWM modulators is 2 3 .
The harmonic output of three-phase inverters employing SPWM control
algorithms have been theoretically studied and analyzed in [40, 49-52]. The analysis is
conducted based on the decomposition of the modulated output into its harmonic
components in the frequency-domain via the application of Fourier transformation.
Consequently, the harmonic spectrum, or frequency content, of the modulated output is
then analyzed individually, i.e. component-by-component, using techniques described in
[49]. Therefore, the total harmonic distortion of the modulated output can be obtained
using the superposition of the individual spectrum components. This technique suffers
from accuracy issues, hence, simulation and software packages can be used to increase
the accuracy as well as to simplify the numerical expression and the computation of the
modulated output harmonic spectrum and THD [39].
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Harmonic analysis of three-phase inverters SVM modulated output has been
visited in the literature [40, 49, 51, 53-54]. Harmonic analysis of the SVM PWM
modulated output using the decomposition technique is presented in [49]. The analysis is
illustrated by considering the harmonics of a regularly sample asymmetrical sinusoidal
PWM modulation. Other numerically-based techniques are demonstrated in [40], where
MATLAB/Simulink numerical capabilities are used to accurately predict the harmonic
content of the line-line output voltage. A closed-form analytical representation of SVM
modulated output is achieved using the extension of the geometric-wall model in [53] and
the application of the double Fourier series representation [51], [54].
1.3

Dissertation motivations and objectives
The importance of controlling the voltage and the voltage stability is increasing

due to the new and advanced power technology. First, the scholars are trying to convert
the conventional bulk power system to smart grids. In bulk power systems, the generation
units are far from the load points. In smart and micro grids, the generation units are close
to the load points. In this area, the need of using power electronic converters becomes
more important and especially the VSIs. In micro grids, there are many DGs where the
output voltage is dc or connecting more than one DG system at a common dc bus in
which the VSI is needed to convert the dc voltage to the ac waveform needed by the ac
loads. Also the global trend is to use more renewable energy resources to reduce the
dependence on the non-renewable and fossil fuel energy resources. In addition to the
other applications mentioned in section 1.1, the amount of the research works and the
practical applications of using VSI in these areas add more importance to PWM scheme
which is used in VSI applications. In these areas, it is essential to keep the voltage fixed,
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balanced, and symmetrical during any loading conditions. One of the motivations to do
this research is to build a PWM which can force the VSI to produce the needed balanced
voltages regardless of the load. This can simulate the work of the slack-bus in bulk power
systems and can be used in islanded and grid connected local power systems or microgrids.
The flexibility of adjusting the controllable variable of the PWM schemes can
increase the importance of using one PWM over the others. In this work, the controllable
variables are the voltage magnitude directly or through the modulation index and the
voltage angle. The controllability of the magnitude of a balanced three-phase output
voltage gives more freedom to control the reactive power flow and to synchronize the
output voltage with any other three-phase power system. Besides achieving the
synchronization requirements, the second controllable variable, which is the voltage
angle, gives more flexibility in controlling the real power flow.
Since the 2D SVM is preferred for three-wire systems and 3D SVM for four-wire
system, is it possible to find a PWM scheme that can work with both three-wire and fourwire system topologies? If yes, then what about the quality of the output voltage signals?
Can the new general algorithm give better results in three-wire system than 2D SVM and
better results in four-wire system than 3D SVM? Through this dissertation, the answers
for these questions will be explained to show how the new hybrid 2D-3D SVM is better
than both of them.
In the literature there are many advantages to the conventional 2D SVM scheme.
On the other hand, there are some scholars who have doubts about some of these
advantages. This confliction guides us to try to find a mathematical or an analytical
9

justification to this debate. Usually the time consumed in simulations adds more
difficulties in analyzing some of the PWM schemes. Also the complexity of the
algorithms can add more challenges to do the analysis. With the advanced available
software packages, it is easy to work with equations than to work with relatively complex
algorithms. On the other hand, the electrical engineers are not the only people who deal
with the electrical components. With the global trend to go to smart grids and combined
CHP systems, there are many non-electrical engineers such as chemical or mechanical
engineers who will work with the electrical equipments in design or analysis. Here it is
easier to use the simple equations and clear curves.
This work can be classified into three phases. In the first phase, the objective is to
develop a new PWM scheme for three-phase voltage source inverter that can handle the
unbalanced loading conditions. Beside this main goal, the proposed hybrid 2D-3D SVM
provides a numerical simplification of existing SVM algorithms and shows the following
advantages:


The proposed algorithm is a general algorithm which can work with the
existence of a neutral path (split-capacitor) or with the three-wire system.



The simulation results show the ability of this algorithm to handle the
uncertainty at the load side and the generation side.



In islanded systems the cost becomes more important, and this algorithm
reduces the cost by reducing the number of the measurement units.



Controlling the reactive power in microgrids can be achieved by
controlling the voltage magnitude directly by this algorithm. Also the
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direct control of the voltage angle can offer a controllability of the active
power in microgrids.


Since the unbalanced operation usually happens in islanded three-phase
microgrids, it is important to control the voltage at the load side.
Controlling the current in such cases has less priority than controlling the
voltage and usually controlling the power is done at the generation side to
maximize the extracted power.



Since there is no need to the PI-controllers in this algorithm, the stability
of the inverter can be enhanced during abnormal operation which would
have forced the PI-controllers into unstable regions.

The second phase is to describe the effectiveness of the new algorithm
analytically and from the analytical results, the harmonic analysis is derived. The
mathematical description starts by writing the algorithm in a general equation, then to
show how the output voltage signal can be predicted based on the input power and
switching parameters. The harmonic analysis, which is an important result from the
analytical representation, shows the harmonic content of the output modulated voltage
signal and how it depends on the input parameters.
The third phase is to compare the performance of the hybrid 2D-3D SVM with the
performance of conventional 2D SVM. This phase started by studying the 2D SVM and
analytically explaining its advantages and disadvantages. Then a harmonic analysis is
done to the 2D SVM to compare it with the results from hybrid 2D-3D SVM.
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1.4

Contributions of the work
The main contributions of this work are summarized as follows:


Develop a new general PWM algorithm for three and four-wire systems.
This new algorithm is efficient and can guarantee a balanced output phase
voltages with low total harmonic distortion for both balanced and
unbalanced loading conditions. The detailed modulation steps are also
presented in our new mathematical simple equations to give a better
understanding to the modulation process.



Analyze the harmonic characterizations of the output phase voltages under
the new hybrid 2D-3D and conventional 2D space vector PWM
algorithms. The general mathematical description of the output phase
voltages are derived in simple equations which can be used easily for
design and analysis purposes. The relation between the input switching
and power parameters and the output voltages are clearly defined in the
dissertation. And, the performance and the harmonic contents are
compared among different space vector PWM schemes, which can justify
the advantages of the new PWM algorithm over the other space vector
algorithms.

1.5

Research scope and outlines
This dissertation is organized into the following chapters:
Chapter 1: This chapter introduces a general background discussion about the

applications of the three-phase voltage source inverters. It also discusses the previous
work presented in the literature for different topologies and applications of three-phase
12

VSI. The motivations and the main objectives of the proposed work are also discussed in
this chapter in which the problem definition is stated and discussed in some details. The
dissertation outlines are listed as a summary of the work scope of each chapter at this
section.
Chapter 2: This chapter presents the basic and the fundamental concepts and
principles of operation for the single-phase and the three-phase VSIs. Also the most
common used PWM schemes are presented. At the end of the chapter a brief description
of the harmonics and the total harmonic distortion will be introduced with the principle
operation of the LC filters.
Chapter 3: The new proposed PWM algorithm is introduced in details in chapter
3. The system descriptions of three-wire and four-sire systems are introduced first. Then
the modulation steps are discussed for the two topologies. At the end of the chapter,
extensive simulation and experimental validations are conducted to show the advantages
of using the hybrid 2D-3D SVM.
Chapter 4: In this chapter the mathematical description of all of the modulation
steps will be introduced to present the switching function notation of the output phase
voltages of the three-phase VSIs. Since the proposed algorithm is general for three-wire
and four-wire system, the switching function notation for three-wire systems is also
introduced at the end of the chapter.
Chapter 5: This chapter is presented to mathematically prove that the THD at the
output of the VSI is low when the proposed hybrid 2D-3D SVM is applied. Based on the
switching function notation in chapter 4, the fundamental component and the even and
odd harmonics of the output phase voltage are analytically described in simple equation
13

for the linear and the nonlinear modulation regions. As a result of studying the harmonic
orders, the THD of the output voltage waveform is also introduced in the chapter.
Experimental results are conducted at the end of the chapter to validate the proposed
analytical harmonic analysis.
Chapter 6: This chapter introduces two types of comparisons. The first part is
presented to compare the performance of the proposed hybrid 2D-3D SVM with the
performance of the conventional 2D SVM and 3D SVM when these schemes are applied
to three-phase VSI under balanced and unbalanced loading conditions. Then in the
second part, the harmonic content of the conventional 2D SVM is introduced to be
compared with the same results from chapter 5.
Chapter 7: The work is concluded in this chapter with showing the expected
future work.
Appendix: The hardware test bed and the software programs used in the
experimental validation are presented in the Appendix A.
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CHAPTER II
THREE-PHASE VOLATGE SOURCE INVERTER

2.1

Introduction
Producing ac output waveforms from dc power supplies is the main objective of

power electronic converters [55]. The controlled ac power waveforms are needed in
many applications as discussed in the previous chapter. Those different applications can
be classified based on the controllable ac parameters, which are the magnitude, frequency
and the phase angle of the output ac waveform and the type of the controlled ac output. If
the controlled ac output is a voltage waveform, the dc to ac converter can be considered
as a voltage source inverter (VSI); in which a capacitor is employed in the dc link and the
switched waveform is a voltage. On the other hand, if an inductor is employed in the dc
link and the switching waveform is a current, then this converter is considered as a
current source inverter (CSI).
Generating an ac output from a dc input needs fast power electronic switches. The
output ac waveform will take discrete values in such a way that the fundamental
component looks like sinusoidal signal even though the modulated output waveform is
not sinusoidal. The discrete values generated by VSI add more restrictions to some
applications. For example, the sensitive loads cannot be connected directly to the output
of the VSI. The quality of the output waveforms should be improved using harmonic
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filters to match the needed quality standards. Also, capacitive loads will increase the
effect of the discrete output voltage by adding more current spikes.
2.2
2.2.1.

Principle of operation
Single-phase voltage source inverter
For simplicity, the half-bridge single-phase VSI will be discussed first. As shown

in Figure 2.1, the two complementary switches ( S1 and S1 ) are connected to the positive
polarity of the output voltage v o and the load neutral point is connected to the dc neutral
point N . Since the two switches cannot be ON at the same time and assuming a stable dc
neutral point, the two possible states from the two power switches are shown in Table 2.1
with the corresponding output voltage.

Figure 2.1

Table 2.1

Half-bridge single-phase VSI

The two possible states with half-bridge single-phase VSI
State

Switch status

vo

S1

S1

1

0

1

 Vdc 2

2

1

0

Vdc 2
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From this result, it is clear that the output can be positive or negative based on the
controlled power electronic switches ( S1 and S1 ). In other words, the input is dc, but the
output can be alternating between positive and negative which means ac waveform.
For full-bridge single-phase VSI, the neutral connection of the output ac voltage
is controlled by another controlled leg as shown in Figure 2.2. For the two legs, there are
four possible states as listed in Table 2.2. The output voltage vo is the voltage difference
between the two legs ( v a and vb ) which are defined in Table 2.2 for the four states. The
status of

S 1 and S 2

are omitted because it is the complement of

S1

and

order to avoid the short circuit problem.

S1

Vdc

N

S2

vo
va

S1

vb

Figure 2.2

Full-bridge single-phase VSI
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S 2

S2 ,

respectively, in

Table 2.2

The four possible states with full-bridge single phase VSI
State
1
2
3
4

2.2.2.

Switch status
S1

S2

0
1
1
0

1
0
1
0

va

vb

vo

 V dc 2

V dc 2

V dc

V dc 2

 V dc 2

V dc

V dc 2

V dc 2

 V dc 2

 V dc 2

0
0

Three-phase voltage source inverter

Figure 2.3

Three-phase VSI connected to three-phase Y-connected load.
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S1

Vdc
2

S2

S3

v bn
vcn

N

Vdc
Vdc
2

van

S1

S 2

S3

n
Figure 2.4

Split-capacitor or three-leg four wire three-phase VSI.

For higher power applications, three-phase VSI is used. The standard three-phase
VSI shown in Figure 2.3 is similar to half-bridge single-phase VSI, but there are three
controlled legs. Each leg has two complementary switches ( S1 and S1 , S 2 and S 2 , or S 3
and S 3 ) and the terminals of each leg are connected with the dc input voltage source and
the positive polarity of the output ac voltage is connected to the middle point of the leg.
The type of neutral path connection changes the topology of the three-phase VSI. If the
dc neutral point N is connected to the ac neutral point n , as shown in Figure 2.4, this
inverter is called three-phase four-wire VSI or split-capacitor VSI, regardless if the
neutral is grounded or not or weather the neural current is regulated through inductor or
not. If the ac neutral point is isolated from the dc neutral point, then the VSI is called a
three-leg three-wire VSI. The name three-leg three-wire VSI is also valid when one
neutral point is grounded and the other is ungrounded and the neutral points are isolated
as shown in Figure 2.5. For three-leg three-wire or four-wire, there are eight possible
switching states. Each state represents a specific output voltage vector. So, each vector
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will be given a symbol Vi , where i  0,1,2,3,4,5,6,7 to represent the eight states as shown in
Figure 2.6 and Table 2.3.
Table 2.3

The eight possible switching vectors with three-phase VSI
Switch status
Vector
S1

S2

S3

V0

0

0

0

V1

1

0

0

V2

1

1

0

V3

0

1

0

V4

0

1

1

V5

0

0

1

V6

1

0

1

V7

1

1

1
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Figure 2.5

Another two different three-wire topologies

When all the upper switches ( S1 , S 2 , S 3 ) are ON ( V7 in Figure 2.6) or OFF ( V0 in
Figure 2.6), all the output points have the same voltage. In other words, the line to line
output voltage is zero when the switching state is V0 or V7 which are called the zero
vectors. The other vectors V1 , V2 , V3 , V4 , V5 , V6  are the non-zero vectors, in which the
output line to line voltages are not zeros.
When the input voltage is dc with one polarity and constant value as in the ideal
case, the instantaneous output phase voltages can be the input dc voltage or fraction (
1 3 , 1 2 , or 2 3 )

of that with positive polarity when it is connected with the upper switches

and negative polarity when it connected to the lower switches, in addition to the zero
output when three-wire topology is used.
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In order to produce three-phase output voltage, the six switches should be
controlled in such a way that the output waveforms are close to sinusoidal waves. To
clarify this, a resistive Y-connected load is connected the VSI shown in Figure 2.3 and a
180-degree conduction control signals [56] are applied to the six switches as shown in
Figure 2.7 where  is the angular power frequency. The output phase voltages are shown
in Figure 2.8, which are close to the sinusoidal waveform.
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Figure 2.6

The eight switching statuses of the eight possible vectors of three-phase
VSI
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S1

S 1

S2

S 2

S3

S 3

Figure 2.7
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The gating signals of three-phase VSI based on 180o conduction control
signals

van
2Vdc 3

Vdc 3
0
Vdc 3

2Vdc 3



2

t



2

t



2

t

vbn
2Vdc 3

Vdc 3
0
Vdc 3

2Vdc 3

vcn
2Vdc 3

Vdc 3
0
Vdc 3

2Vdc 3

Figure 2.8

The corresponding output phase voltages using 180o conduction control
signals
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2.3

Pulse width modulation inverters
The output phase voltages in Figure 2.8 are not pure sinusoidal waveforms. Figure

2.9 shows a comparison between the ideal sine wave and the normalized output voltage
v an . According to Figure 2.9, the magnitude of the output signal changes its value three

times in each half cycle ( t   ) to follow the change in the magnitude of the sine wave.
Using the same logic, the output signal will be much closer to the sine wave, if the
average magnitude of the switched signal is proportional to the sine wave. This is the
definition of pulse width modulation which is the process of modifying the width of
pulses in a pulse train in a direct proportion to a small control signal; the greater the
control voltage, the wider the resulting pulses become [57].

van Vdc


Figure 2.9

2

t

Comparison between the ideal sine-wave and the normalized output phase
voltage using 180o conduction control signals
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In most of the power system and drives applications, the desired controlled signal
is sinusoidal signal, so the average voltage varies sinusoidally too. The term average
voltage can be clearer in the following example:

S1
 T1

 T2

 T3

 T4

 T5

T6

 T7

 T8

 T9

 T10


 2
Figure 2.10 PWM pulse signal based on dividing the half cycle into ten equal subintervals

t

As shown in Figure 2.10, the first half cycle is divided into ten equal sub-intervals
Ti

for i  1,2,...10 . The average value during the first sub-interval T1 is less than the

average value during T2 and so on until the peak of the sine wave. Then, the average
value will start decreasing from T6 until T10 . Since the sine wave during T1 and T10
are symmetrical, the average values during those two sub-intervals are equal too.
From this example, it is clear that increasing the number of sub-intervals will
make the change in the average of the pulsed signals much closer to the sinusoidal
waveform. Now, it is worth to explain how the gating signal is generated or in other
words how PWM works. Generally, there are different forms of PWM methods [58]. For
constant frequency PWM [59], the controlled gated signal used to turn on the power
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electronic switches is generated by a reference signal g (t ) to a carrier signal c(t ) as shown
in Figure 2.11. The binary PWM output h(t ) can be mathematically written as
h(t )  logicg (t )  c(t ) 

(2.1)

where the logic function and the output h(t ) are one when g (t )  c(t ) and zero when this
condition is not satisfied.

g (t )

h (t )

c (t )

Figure 2.11

Constant-frequency PWM implementation.

Generally, in constant frequency PWM, the carrier signal can be a sawtooth
(trailing-edge modulation), an inverted sawtooth (leading-edge modulation), or a triangle
signal (double-edge modulation) as shown in Figure 2.11. In this work the triangle carrier
signal will be used.
For the reference signal, there are different methods that can be used [29]. The
most used PWM methods which will be discussed in the next section are:
1. Sinusoidal PWM
2. Injection of third harmonic
3. Hysteresis PWM current control
4. Space vector modulation
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The most commonly used PWM methods in VSIs are controlling either the
voltages or the currents at the ac side of the inverter. For more stability, both the voltages
and the currents can be controlled. The voltage controlled PWM VSIs are following the
open-loop control principles, while the current controlled inverters are following the
closed loop control principles as depicted in Figure 2.12 [3], [29].

Vdc

Vdc

Reference
Currents

Reference
Volatges

Load currents

(b)

(a)

Figure 2.12

2.4

Typical PWM VSI schemes: (a) open-loop voltage control, (b) closed-loop
current control

Pulse width modulation methods
Normally in the power electronic converters, the controlled output voltage or

current is sinusoidal signal and the ON/OFF process of the switches is nonlinear
switching network to match the reference signal. Sinusoidal PWM (SPWM) is the first
proposed PWM scheme and that was in 1964 [60]. After that many PWM schemes were
proposed to improve the conversion process. Classification of the PWM scheme changes
based on the target of the comparison, but generally there are five main categories:
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1. SPWM and its derivations
2. Space vector modulation (SVM)
3. Hysteresis and Bang-Bang type modulation
4. Optimal PWM
5. Random PWM
Different PWM schemes have been widely studied in the past decades to
effectively research new methods and techniques to achieve the following aims [22]
1. Wide linear modulation range
2. Low switching loss
3. Low total harmonic distortion (THD)
4. Easy implementation and low computation time
Based on these main aims, the four most commonly used PWM schemes,
mentioned in the previous section, will be discussed in some details.
2.4.1

Sinusoidal PWM
Figure 2.13 depicts the basic SPWM three-phase modulator. A common carrier

signal is compared to three balanced and symmetrical sine waves that represent the threephase reference signals.
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phase a

phase b

leg a
leg b

S1
S 1
S2

phase c

leg c

S3
S3

c (t )

Figure 2.13

S 2

SPWM for three-phase VSI.

The binary outputs from the comparators determine the switch status in each leg.
For leg a, when the output from the comparator is high (1 in Figure 2.10), the status of S1
is on ( S1  1 ) and the status of S1 is on ( S1  0 ). When the comparator’s output is low (0 in
Figure 2.10), S1  0 and S1  1 .
Both of the carrier and the reference or the power signals are known by the
magnitude and the frequency of the each signal. All the power signals have the same
magnitude and frequency in the normal operations and the frequency is the power
frequency which is 60 or 50 Hz in most of the power applications. For the carrier signal,
the frequency is usually much higher than the power frequency. In most of the PWM
schemes, it is important to define the ratio between the carrier frequency and the power
frequency and the ratio of the magnitude of the power reference signal to the magnitude
of the carrier signal. The first one is called the normalized carrier frequency m f or the
frequency modulation ratio, and the second one is called the magnitude modulation index
m or simply the modulation index.
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Carrier signal

f carrier
Vref

Vcarrier

Reference signal

t
f1

Figure 2.14

Double-edge modulation parameters

Based on Figure 2.14, m f and m can be defined as:

mf 

m 

f carrier
f1

Vref
Vcarrier

(2.2)

(2.3)

where f carrier and f1 are the carrier frequency and the fundamental power
frequency, respectively. V carrier and Vref are the magnitude of the carrier signal and the
magnitude of the reference power signal, respectively.
2.4.2

Injection of third harmonic
Harmonic injected SPWM and especially injection of third harmonic PWM

scheme is a one of the derivations of the SPWM. The third harmonic is injected into the
reference power signals as shown in Figure 2.15.
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leg a

phase a

leg b

phase b

S1
S 1
S2

leg c

phase c

S3
S3

c (t )

Figure 2.15

S 2

Injection of third harmonic PWM scheme for three-phase VSI

The advantage from this addition over the conventional SPWM is the increase in
the linear modulation region. By increasing the magnitude of reference signal [Figure
2.14], the relation between the magnitude of the fundamental output voltage and the input
dc voltage is linear until the magnitude of the reference signal exceeds the magnitude of
the carrier signal. After that the relation will become nonlinear which called as overmodulation region. With more increase in the reference signal, the relation will become
close to the saturation which is known as the square-wave region. The three modulation
regions are shown in Figure 2.16 [55]. The maximum modulation index in the linear
region m MAX represents the point where the magnitude of the reference signal is equal to
the magnitude of the carrier signal. For example, in SPWM m MAX is equal to one, while it
depends on the magnitude of the injected harmonic in the injection of third harmonic
PWM scheme as shown in Figure 2.17.
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Figure 2.16

General modulation regions for VSI

According to Figure 2.17, the injection of the third harmonic which has a
magnitude equal to 20% of the reference signal will reduce the maximum value of the
reference signal from one in SPWM to 0.8709. Using the same logic; m MAX is equal to
1.1544 when the magnitude of the third harmonic is 20% of the reference signal. As a
result, this PWM scheme will increase the maximum modulation index or in other words,
widen the linear region. The injected harmonic will not affect the quality of the output
voltage waveform unless the system has a common neutral or common ground.
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vref
1
0.8709

Reference
singal

Vref

0.2

t

0
-0.2

-0.8709
-1

Figure 2.17
2.4.3

Reference signal in injection of third harmonic PWM scheme

Hysteresis PWM current control
As shown in Figure 2.18, the error between the reference currents ia , ib , ic  and the

direct feedback current signals i a , ib , ic  are the inputs for the hysteresis comparators.
This hysteresis comparator has an error window or hysteresis band i to keep the
feedback currents close to the reference currents. For leg a shown in Figure 2.19, when
the error signal reaches the upper band of the hysteresis comparator, the upper switch S1
should be OFF and the lower switch S1 should be ON. Similarly, when the error signal
reaches the lower band, S1 should be ON and the lower switch S1 should be OFF.
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Feedback currents

ia

i

i a

phase a

i b

phase b

i c

phase c

ib

i

ic

i

leg a

leg b

leg c

Reference currents

Figure 2.18

Hysteresis PWM current control scheme for three-phase VSI

Figure 2.19

Hysteresis comparator and switches status of leg a

S1
S 1
S2
S 2

S3
S3

The main advantages of this PWM scheme are the simplicity and the direct
control of the current without any dependency on the system parameters. Also, hysteresis
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current controllers eliminate the need of the other current controllers; which means an
inherent stability. These advantages make the hysteresis controllers preferred when the
current regulation is crucial, like power factor correction rectifiers and high speed drives
applications.
On the other side, the main disadvantages of the hysteresis controllers are [61]:


Variation in the PWM frequency range; as seen in Figure 2.19, the PWM
frequency is not fixed and this can generate lower sub-harmonics.



Possible conflict between the phases; since each phase is controlled
independently, there is a chance of disoperation or conflict between the
phases.



The current error is not always controlled. The error may exceed the
hysteresis band due to the voltages of the other phases.

2.4.4



More distortion at the output waveforms.



Poor dc bus utilization

Space vector modulation
Conventional space vector modulation, firstly proposed in 1982 [21]; and then

improved by many contributions [62], became the basic power processing technique in
three-phase converters [3] as a result of computational and processing development of
digital controllers. In SPWM, three separate modulators are used for the three phases. In
SVM, the complex reference voltage phasor is processed as a whole. This complex
voltage phasor depends on the possible eight combinations or vectors shown in Table 2.4.
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Based on Clark’s transformation which is used to convert the three-phase
variables in abc reference frame to two phase variables in stationary αβ reference frame,
the normalized output vectors in Table 2.3 can be transformed from abc to αβ reference
frame as listed in Table 2.4 based on the following equation

 v

 v 

 2 1
 
 3 0

 va 
1 2
1 2 

vb 


3 2  3 2
 vc 



(2.4)

where the vectors are normalized by the input dc voltage V dc . In other words, vi  vi Vdc
is normalized instantaneous magnitudes of vector i where, i  a, b, c,  ,  .
Table 2.4

Switching vectors and their correspondent components in abc and αβ
frames of reference
Vector

Output voltage
va

vb

vc

αβγ components
v

v

0

0
0

V0

-0.5 -0.5 -0.5

V1

0.5

-0.5 -0.5

2/3

V2

0.5

0.5

-0.5

1/3

1

3

V3

-0.5

0.5

-0.5

-1/3

1

3

V4

-0.5

0.5

0.5

-2/3

V5

-0.5 -0.5

0.5

-1/3

-1

3

V6

0.5

-0.5

0.5

1/3

-1

3

V7

0.5

0.5

0.5

0

0

0

In more details, the two ideal and complementary switches, S1 and S1 in Figure
2.4 constitute one phase (leg) of the VSI. The equivalent single-phase circuit of the
system for phase a is shown in Figure 2.20. The output voltage of phase a is generated
through controlling the gate pulse signals of the upper switch S1 and the lower switch S1 .
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Whenever the upper switch S1 is ON ( S1 =1), see Figure 2.20a, then the corresponding
normalized magnitude of the output voltage of phase a , denoted by va  van Vdc will be
+0.5. On the other hand, if the lower switch S1 is ON ( S1 =1), see Figure 2.20b, the
corresponding normalized magnitude (line to neutral n ) of phase a voltage va will
equal -0.5. The same principle applies for phases b and c which are controlled by the
pairs S 2 , S 2 and S3 , S3 , respectively. The normalized magnitudes of three phase voltages (
vi  vin 

vi
, i  a, b, c )
Vdc

are therefore given by the switching function notation as follows:

va ,b,c  0.5S1, 2,3  S1, 2,3 

Figure 2.20

(2.5)

Phase ‘a’ equivalent circuit, (a) upper switch S1 is ON, and (b) Lower
switch S1 is ON.

The normalized magnitude of the non-zero vectors in αβ-plane is 2 3 and zero for
the zero vectors. If the eight vectors are plotted in αβ-plane, a hexagon of six sectors (I, II
…VI) will be formed as shown in Figure 2.21. The two nonzero vectors are located in the
origin and the other non-zero vector are covering the 2D-plane with 60o between any
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consecutive non-zero vectors. Based on this 2D plot, this classical SVM will be defined
in this work as 2D SVM to distinguish between this scheme and any other SVM schemes.





Figure 2.21

The space vectors and the six sectors forming the 2D-hexagon.

Similar to the rotating flux in any three-phase machine, the normalized reference
complex phasor vector v  in 2D SVM is rotating in the αβ-plane with the same
frequency of the ac voltages. The duration of the gating signals of the power electronics
switches will depend on the position of this reference vector v  . In other words, it
depends on adjacent vectors to v  which are defined in each sector. For example, if the
reference vector v  is located at any time in sector III, then the duration of the gating
signals will depend on how much this reference vector v  is close to the adjacent two
non-zero vectors V3 and V4 beside the zero vectors V0 and V7 which are common in all of
the six sectors.
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Based on the 2D SVM, the switching process of the power electronic switches
will approximate v  at any time. For example, if v  is located at sector I as shown in
Figure 2.22. v  can be approximated by a vector sum of percentage of V1 which is d1
and percentage of V2 which is d2. In Figure 2.22, d1 and d2 are 0.5 and 0.4 respectively.
The remaining 10% is unneeded to synthesis v  , which will be left to the zero vectors
(V0 and V7). Then, v  can be expressed in an equation as
v   0.5  V1  0.4  V2  0.05  V0  0.05  V7

In this equation the 10% is divided equally between V0 and V7 which is similar to
routine used in 2D SVM.

v

Figure 2.22

Example of how the space vector can approximate the reference vector

By the same concept and assuming that the switching time is Ts , v  is achieved
by activating the status of V1 for d1 of the total switching time Ts and activating the
status of V2 for d2 of the total switching time Ts . Also, the remaining time can be divided
equally between the two zero vectors. In power electronics these percentages are called
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the duty cycles (d1, d2) which represent the ratio of the active time to the total time
duration.
As a result, the objective from 2D SVM scheme is to find the duty cycles of the
power switches which can approximate the needed reference voltage complex vector.
This algorithm can be summarized in the flow chart shown in Figure 2.23. The output
duty cycles (da, db, dc) represent the duty cycles of the upper switches of the three-phase
VSI.

v   v *  j v 

No

v   0

v 

1
3

No

No

v

v 

da  v 


1

d b   v 

d c  d a

Figure 2.23

3

3

3

v

No

No

d a  2 v

v

2

1



v

db 

2

3
dc  db

Flowchart for 2D SVM
41

v 

1
3

v

1

1

v

3

v

v

d a  v 


v 

db  da
dc   v 

3

2
3

v

The modulated reference signal generated from 2D SVM is shown in Figure 2.24.
According to van der Broeck [62] and considering the equal sharing between the
zero vectors, the normalized modulated signal v SVM needed to generate the desired output
voltage is given by (2.6) and shown in Figure 2.24:

v SVM


 3
0  1t 
 2 sin 1t 
6

3 





sin 1t  
 1t 
6 6
2

 2

(2.6)

where 1 is the fundamental angular frequency ( 1  2f1 ).

vSVM

32
23







6

3

2

2
3

5
6



7
6

8
6

3
2

5
3

11
6

2

1t

2 3
 32

Figure 2.24

2D SVM normalized modulated signal

The advantages and the disadvantages from applying 2D SVM are close to the
advantages and the disadvantages of injection of third harmonic PWM scheme. The
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linear modulation region is increased by 15%. Also 2D SVM inherently injects
harmonics into four wire systems.
2.5

Harmonic distortion
The assumption that the waveform of the ac voltage from the utility grid is always

pure sine-wave is not always accurate. Generally, all nonlinear power system components
can cause distortion to the power signals. These sources can be divided into three main
categories:


Nonlinear loads which are the main source of distortion in which the load
current is not proportional to the load voltage. For example; arc furnaces,
computers, micro-wave ovens, TV’s, printers… etc.



Distribution and transmission power system equipment. The used
transformers, HVDC links and static var compensators (SVCs) are few
examples.



Generators: not only the renewable generation resources and DGs where
the power electronic converters are used, but also the synchronous
generators can contribute to the voltage distortion especially in high
voltage levels.

As known from the well-known Fourier series, any periodic signal can be
described by a summation of series of sine and cosine functions and a dc component dc




 1

 1

 t   dc   a sin(1t )   b cos(1t )

where  is the harmonic order and the coefficients a and b are calculated by
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(2.7)

a 

b 

1


1



2

 (t )  sin(1t )  d1t

(2.8)

0

2

 (t )  cos(1t )  d1t

(2.9)

0

The odd harmonics (   3,5,7... ) produce half wave symmetrical distortion. The dc
component and the even harmonics produce half wave unsymmetrical distortion.
Based on the harmonic order or the phase sequence, the harmonics can be
classified as:


Positive sequence harmonics: when   1,4,7,10.... , the phase sequence will
be abc sequence.



Negative sequence harmonics: when   2,5,8,11.... , the phase sequence will
be acb sequence.



Zero sequence harmonics: when   3,6,9,12.... , the three-phases will be in
phase. These harmonics are also called triplen.

In some situations, the harmonics are not only integer multiples of the
fundamental frequency, but also non-integer multiples of the fundamental frequency,
which are called inter-harmonics, may exist. The harmonics whose frequencies are less
than the fundamental frequency are called the sub-harmonics.
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Vˆ 1

V̂ 2
Vˆ 3

Vˆ 4
Vˆ 5

Figure 2.25

1t

The fundamental component and the first four effective harmonics

Figure 2.25 shows samples of the first four harmonic orders with different
magnitudes and the same phase angle. Beside the order index  , any harmonic can be
described by its magnitude and its angle. The symbol Vˆa will be used to represent the
magnitude of the  harmonic order of v a t  .
The quality of the output signal is usually measured by the total harmonic
distortion (THD) performance indicator. THD compares the percentage of undesired
distortion in the output signal to the ideal sine wave (fundamental component) [49].
Assuming the output phase voltage v a t  is pure ac signal as:
v a t   Vˆa1 sin 1t   Vˆa2 sin 21t   Vˆa3 sin 31t   Vˆa4 sin41t   ......

(2.10)

Then, the THD of the output voltage v a t  will be

 Vˆa

THD 
 ˆ1
 2  Va
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2


  100%



(2.11)

According to IEEE standards [63], the maximum normal value of the THD of the
voltage signal can reach to 5% and there is virtually no risk of equipment malfunctions,
and this shows the advantages of using this indicator.
2.6

LC filters
In the previous section, it is stated that there are standards for the quality of the

output signal in order to keep the connected loads operating properly. Also, the gating
signal is a train of discrete signals which can’t be pure sine wave without using an ac
filter.
LC filters are one of the most commonly used ac filters with three-phase VSIs. A
three-phase filter is shown in Figure 2.26; each leg is connected in series with an inductor
to improve the current quality and with a shunt capacitor to improve the voltage quality.
This LC filter is a low pass filter where the cut-off frequency of this filter can be
calculated in Hz by:

f cut off 

1
2 La C a

46

(2.12)

La
INVERTER
SIDE

Lb

LOAD
SIDE

Lc
Cc

Figure 2.26

Cb Ca

Three-phase LC harmonic filter

va t 

Figure 2.27

v a t 

The single-phase equivalent circuit of the LC filter connected to resistive
load

For a resistive load, the single-phase equivalent circuit is shown in Figure 2.27.
The transfer function of the LC filter will be
V a s 

V a s 

1
L
La C a s  a s  1
RL

(2.13)

2

The effect of the load resistance R L on the cut-off frequency is usually ignored
and it has a significant impact on the quality factor Q
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Q  RL

Ca
La

(2.14)

The frequency response of the LC filter with different quality factors and cut-off
frequency of 10 KHz is shown at Figure 2.28. From the critically damped case, the
magnitude of the low harmonic order will not be affected by the LC filter, while the
higher orders will be attenuated.

Figure 2.28

The effect of the quality factor on the frequency response of the LC filter
with resistive load

After using the LC filter, the output signal is a continuous sinusoidal signal. This
process is similar to the modulation and demodulation in communication systems. The
reference signal is modulated by the PWM scheme to generate the digital signals (gating
signals). Then, the received signal at the output of the VSI is demodulated by the LC
filter to retrieve the reference signal.
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CHAPTER III
HYBRID 2D-3D SPACE VECTOR MODULATION

3.1

System description

3.1.1

Four-wire system

Va*

Ts

 a*

g1

Vdc
2

Vdc

g2

g3

S1

N

Vdc
2

Figure 3.1

van

S1

S 2 S3

vcn

n

Four-wire voltage source inverter system connected to inductive load

With assuming Vdc as input dc voltage to the VSI, the voltage of each capacitor
will be 0.5  V dc as shown in Figure 3.1. The three-phase VSI is controlled by hybrid 2D3D SVM algorithm to supply balanced and positive-sequence three-phase voltage at
PCC. Regardless of the demand state, being balanced or unbalanced, the proposed
algorithm ensures balanced positive-sequence phase voltages at the output terminals of
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the VSI. The inductance La represents the series equivalent of the coupling transformer,
line inductance, and low-pass filter inductance of phase ‘a’. The three-phase shunt
capacitor bank Ca represents the low-pass filer at the point of common coupling (PCC)
for power quality improvement purposes. The inductive load represents a three-phase
load which can be in either conditions of balanced or unbalanced.

Figure 3.2

Phase ‘a’ equivalent circuit, (a) upper switch S1 is ON, and (b) lower
switch S1` is ON

Similar to the discussion in chapter 2, the two ideal and complementary switches,
S1

and S1 in Figure 3.1 constitute one phase (leg) of the VSI. The equivalent single-phase

circuit of the system for phase a is shown in Figure 3.2. The output voltage of phase a is
generated through controlling the gate pulse signals of the upper switch S1 and the lower
switch S1 . Whenever the upper switch S1 is ON ( S1 =1), see Figure 3.2a, then the
corresponding normalized magnitude of the output voltage of phase a , denoted by
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Va  van Vdc will be +0.5. On the other hand, if the lower switch S1 is ON ( S1 =1), see

Figure 3.2b, the corresponding normalized magnitude (line to neutral n ) of phase a
voltage Va will equal -0.5. The same principle applies for phases b and c which are
controlled by the pairs S 2 , S 2 and S3 , S3 respectively. The normalized magnitudes of
three-phase voltages ( Vi  Vin 

Vi
, i  a, b, c )
Vdc

are therefore given by the switching

function notion as follows:
Va  0.5S1  S1 

Vb  0.5S 2  S 2 

(3.1)

Vc  0.5S 3  S 3 

Table 3.1

Normalized output voltage and αβγ components for all possible switching
vectors
Vector

Output voltage
Va

Vb

Vc

V0

-0.5 -0.5 -0.5

V1

0.5

V2

αβγ components
v

v

v

0

0

-0.5

-0.5 -0.5

2/3

0

-1/6

0.5

0.5

-0.5

1/3

1

3

1/6

V3

-0.5

0.5

-0.5 -1/3

1

3

-1/6

V4

-0.5

0.5

0.5

-2/3

V5

-0.5 -0.5

0.5

-1/3 - 1

3

-1/6

V6

0.5

-0.5

0.5

1/3

-1

3

1/6

V7

0.5

0.5

0.5

0
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0

0

1/6

0.5

Considering all three legs together, there will be eight possible combinations of
the phase voltage magnitudes as depicted in Table 3.1. The application of Clarke’s
Transformation results in the normalized vectors ( V , V  , V ) in the  -plane (3.2).

V
 
 V

V
 


1


  K  0

1 2


 1 2   Va

3 2  3 2  Vb
12
1 2   Vc

1 2







(3.2)

where K is a topology scaling factor to choose between three- and four-wire topologies.
Here K  2 3 for four wire system.
The resulting eight switching vectors, V0,V1, V2… V7 in the  -plane are listed
in Table 3.1 as well.
3.1.2

Three-wire system

Va*

Ts

 a*

g1

g3

g2

S1
Vdc

S1
Figure 3.3

S 2 S3

Three-wire voltage source inverter system connected to inductive load
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In three-wire system, there is no neutral path between the ac load and the dc
source as shown in Figure 3.3. In other words, only one-capacitor is used. The equivalent
circuit depends on the switching status of the three controlled legs [Figure 2.3.].
In this system, balanced loading conditions are expected. The new space vector
algorithm is used to enhance the system performance and to restore the system to its
normal state when some disturbances are applied.
3.1.3

Wind generation system

Figure 3.4

PMSG-wind turbine generation system

In the previous two subsections, the dc side assumed as ideal dc source. In this
subsection a wind generation system shown in Figure 3.4 is simulated to study the effect
of the disturbance at the dc side on this PWM algorithm. The dc neutral point N, in
Figure 3.4, is connected to the ac neutral of the load n , through a switch S n . The system
at the ac side will be four-wire if the switch S n is ON and this physical connection
constitutes a four-wire three-phase topology as well as provides a return path for the zerosequence component of the load current during unbalanced loading conditions. When the
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switch S n is OFF, the ac system will be three-wire which means that there is no neutral
path and the split-capacitor can be considered as one capacitor.
The wind generation system shown in Figure 3.4 consists of wind turbine
connected to permanent magnet synchronous generator (PMSG). Since the ac voltage
signal produced from the PMSG is variable in magnitude and frequency, a three-phase
uncontrolled rectifier is used to solve the frequency variation at the ac side and another
controlled boost dc/dc converter is used to keep the voltage at the dc side fixed around a
reference value.
The power produced from the wind turbine can be expressed in equation (3.3)

P

1
AC pV 3
2

(3.3)

where  is air mass density, A is the swept area, V is the wind velocity, and C p
is the performance coefficient which depends on the tip speed ratio  as in (3.4) [64],
which is the ratio between the turbine shaft speed and the wind speed as in (3.5)

Cp 

  5 .6
2



e  0.17 

T R
V

where T is the turbine shaft angular speed in rad/sec, R is the radius of the blades.
The mechanical power extracted from the wind is applied to the PMSG to
produce three-phase variable ac voltage ( v ag , vbg , v cg ) which variable in frequency and
magnitude. The rotor electrical speed of PMSG r is linearly dependent on the shaft
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(3.4)

(3.5)

speed ( r  pT ), where p is the number of pole pairs in the PMSG. Then the
generated ac voltage can be converted to a variable primary dc voltage ( vdc' ) to be an
input voltage to the controlled boost converter. The function of the dc voltage control
loop is to keep the output dc voltage vdc around a predefined reference dc voltage Vdcref .
The error between Vdcref and the filtered vdc , using low pass filter (LPF), is regulated
using PI-controller and converted to logic value which is the needed duty cycle. The
relation between the input dc voltage vdc' and the output dc voltage vdc is defined as:

v dc 

1 '
v dc
1 k

(3.6)

where k is the duty cycle.
The dc voltage vdc is almost constant dc value with small ripple. This ripple is
subjected to increase during the disturbances may happen at the generation side like wind
speed variation.
3.2

Hybrid space vector modulation
Figure 3.5 depicts the block diagram of the proposed hybrid SVM. In Figure 3.5,

the 2D SVM generates αβ reference voltage signals and its position from the input
parameters. Then, the 3D SVM is used to generate the pulse signals to the six switches by
calculating the duty cycles needed for symmetric modulation. The proposed algorithm is
mainly designed for four-wire system, but also it can be used for three-wire system and
details are discussed in the following subsections.
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1 Ts Vdc
V a

 a

Vx

dx

g2

dy

Vy

d0

Vz

g2
g3

g3

3.2.1

V*

g1

g1

Figure 3.5

V*

d7

Block diagram of the proposed hybrid SVM

Reference voltage computation
The proposed modulation algorithm is internally designed to force the negative-

and zero-sequence components of the output voltage to zero, and hence driving the
inverter output voltage to follow the positive sequence component v a  V a sin 1t   a ,
where 1  2  f1 is the fundamental power frequency in rad/sec. The reference voltage
waveform v a t  is directly generated from the user-defined input parameters, namely: the
amplitude of the reference Va and the power frequency angle a . These parameters are
user-defined and can be fine-tuned to control other important parameters, the control of
power flow in grid-connected applications of the voltage source inverters. From a power
quality perspective, the THD at the PCC is investigated through performing a FFT on the
inverter output voltage and current. The proposed modulator provides better quality
outputs, i.e. smaller THD, when compared with other PWM based algorithms.
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Using inverse Park’s transformation, the reference voltage is hence represented in
the αβ-plane using the decomposition in (3.7)
 v
 
 v 





 V
 a
 V dc


 sin 1t   a

 cos 1t   a




(3.7)

where v is the normalized α-component of the reference voltage and v is
the normalized β-component of the reference voltage. The decomposition of the reference
voltage in (3.7) consists of two orthogonal and normalized vectors with 90o phase shift
between them.

1

 0,0, 
2


V7

V4
P3

P4
V 

1
6

V6

P5

P6

V2

P2
P1

V  0

V3

V5
1
V 
2

V1
V0

Figure 3.6

1
 V
6

1 

 0,0, 
2 


Vectors V0 through V7 dividing the 3D space into six prisms, P1- P6

57

3.2.2

Determination of reference voltage position
The resulting eight switching vectors, V1, V2… V7 listed in Table 3.1, divide the

αβγ-space into six prisms as shown in Figure 3.6. Each prism contains three of the eight
vectors resulting from (3.2). For example, the shaded prism P6 in Figure 3.6 is composed
with three vectors, specifically: the origin vector {0,0,0}, vector V1   ,0,
2
3

1  1 1 
, .
3 3 6 

V6   ,

 1
 and vector
6

Similarly, Prism 1, P1 in Figure 3.6 is formed with the origin vector

{0,0,0}, vector V1   ,0,
2
3

1 1 1 
 1
,  ; and so on. With
 , as well as the vector V2   ,
6
3 3 6 

reference to Figure 3.6, four switching vectors in the αβγ-space typically divide each
prism into two tetrahedrons (TH). For example, considering P6 in Figure 3.6, the
switching vectors V0,V1,V6 and V7 along the origin vector {0,0,0} form the two
tetrahedrons TH11, and TH12 as shown in Figure 3.7. As the position of the reference
voltage vector v in the αβ-plane will reside in one unique prism, it is critically
important to specify the exact prism and therefore the corresponding tetrahedron that
holds the reference voltage v .
Each tetrahedron is bounded by three planes in the αβγ-space. Definitely, the
plane Pji is formulated by moving the switching vector V j towards the switching vector

Vi . Hence, individual plane equation can be determined using the points (αj,βj,γj), (αi,βi,γi)
and the origin (0,0,0) according to (3.8).
A  V  B  V   0
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(3.8)

1 j
where A  1  i
1 0

j
j 1  j
 i   j   i   i   j and B   i 1  i   j   i   i   j where j,i=
0

0

1

0

0,1,… 7 and j≠i.

Figure 3.7

Formulation of two tetrahedron regions per one prism

The number of the two dimensional planes needed to draw the twelve
tetrahedrons can be reduced to six planes, which are P71, P12, P27, P23, P37 and P34 with
the notice that P71 is the negative of P17 due to similar vector trajectories. For example,
plane P71 of the tetrahedron TH11 contains: V1   ,0,
2
3

 1
1

 , V7  0,0,  and the zero vector
6
2


{0,0,0}. Substituting vectors coordinates in (3.8) yields the plane P71 equation:
P71 : V  0
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(3.9)

Similarly, the boundary plane equations for the twelve tetrahedrons are given in
(3.9) and (3.10):
P12 : V  3 V   0
P27 : 3 V  V   0
P23 : V  0

(3.10)

P37 : 3 V  V   0
P34 : V  3 V   0

Table 3.2

Boundary planes of the twelve tetrahedrons
Prism Tetrahedron Boundary Planes
TH1

P71,P12,P27

TH2

P71,P21,P27

TH3

P72,P23,P37

TH4

P72,P32,P37

TH5

P73,P34P71

TH6

P73,P43,P71

TH7

P17,P12,P72

TH8

P17,P21,P72

TH9

P27,P23,P73

TH10

P27,P32,P73

TH11

P37,P34,P17

TH12

P37,P43,P17

P1

P2

P3

P4

P5

P6

60





For each reference voltage vector vi  Vi , Vi in the switching period Tsi, the
left-hand sides (LHS) of the plane equations given in (3.9) determine the position of the
reference vector. If the LHS of the plane equation is positive, then the point



Vi  Vi , Vi

 lies above the corresponding plane; if the LHS is negative, then the

reference is below the plane. Finally, if the LHS equals zero, then the reference point lies
on plane’s boundary. Table 3.2 summarizes the plane coordinates for the twelve
tetrahedrons. Odd numbered tetrahedrons will be called the UPPER tetrahedrons, while
even-numbered tetrahedrons will be called the LOWER tetrahedrons.
3.2.3

Duty cycle computations

After determining the target tetrahedron of the reference v from Table 3.2,
three of the eight switching vectors in the αβγ-space in Table 3.1, will be used to express
the average value of the reference voltage v . For an arbitrary switching cycle, Ts lets
the average value of the reference vector equal:
v   d x  Vx  d y  V y  d z  Vz



where V x  Vx



(3.11)

Vx Vx , V y  Vy Vy V y  are the two non-zero
T

T

switching vectors which form the target tetrahedron for x, y  1,2,3...6 and x  y , Vz is
the vector sum of the zero-voltage vectors V0 and V7 which means that the inverter output
line to line voltage is zero, dx, dy and dz are the duty cycles of the switching vectors Vx ,
V y and Vz respectively.
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Rearranging (3.11) yields (3.12):
d x 
d   M

 y
 d z 

V

 
 V



 ,  =1,2,…12.



(3.12)

where M  is the switching matrix of the corresponding target tetrahedron. The
switching matrices of the twelve tetrahedrons are listed in Table 3.3. The switching
matrix depends on the reference voltage position which in turn determines the target
tetrahedron in Table 3.2.

 0.5Ts ,0.5Ts 

t7
ty
tx
t0
V0 V1 V2 V7
Figure 3.8

V7 V2 V1 V0 Ts

t

Symmetrical modulation of prism P1

The duty cycles are directly computed from (3.12). Since the zero-voltage vector
Vz

utilizes both switching vectors V0 and V7, which are in opposite directions based on

Table 3.1 and Figure 3.6, the duty cycle dz is the algebraic sum of d0 and d7; the duty
cycles of the switching vectors V0 and V7, respectively. If the reference voltage v lies
in the upper tetrahedron, d z  d 7  d 0 .Whenever the reference lies in the lower
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tetrahedron, d z  d 0  d 7 . During any cycle, the algebraic sum of the duty cycles (3.13)
applies.
d x  d y  d0  d7  1

(3.13)

d  d 0 Upper TH i
dz   7
d 0  d 7 Lower TH i

Table 3.3

Switching matrices for the twelve tetrahedrons
Prism

Tetrahedron
Upper

Lower

P1

3 2  3 2


3 
 0
1 2  3 2



 3 2  3 2


3 
 0
 1 2
3 2 


P2

 3 2

32
 1


P3

 0
3 


 3 2  3 2
12
3 2 


 0
3 


 3 2  3 2
 1 2  3 2



P4

 0
 3 


3 2
 3 2
 1 2  3 2



 0
 3


3 2
 3 2
 1 2
3 2


P5

 3 2  3 2


 3 2  3 2
 1
0 


 3 2  3 2


 3 2  3 2
 1
0 


P6

3 2

 0
1 2


32
3 2


 3 
 0
 1 2  3 2



3 2

3 2
0 

3 2

 3
3 2 
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3.2.4

Symmetrical modulation

Symmetric modulation is used to generate the gate pulse sequence pattern by
comparing the time of each vector, t0 which is d0  Ts 2 , tx which is d x  Ts 2 , ty which is
d y  Ts 2

and t7 which is d7  Ts 2 , with symmetrical carrier signal as shown in Figure 3.8.

The switching gate pulses for the VSI are generated to ensure minimal current ripple
distortion as well as to maintain the same voltage polarity at the inverter output. The
switching sequence is thus formulated according to Table 3.4.
Table 3.4

3.2.5

Switching vectors sequence for each prism
Prism

Switching sequence

1

V0  V1  V2  V7  V7  V2  V1  V0

2

V0  V3 V2  V7  V7 V2  V3  V0

3

V0  V3 V4  V7  V7 V4  V3  V0

4

V0  V5 V4  V7  V7  V4  V5  V0

5

V0  V5 V6  V7  V7  V6  V5  V0

6

V0  V1  V6  V7  V7 V6  V1  V0

Algorithm summary

The following steps summarize the proposed algorithm:
Step1) Using the input parameters Va , a , 1 and the input dc voltage Vdc , the reference
voltage is computed using (3.7).
Step2) Determine the target tetrahedron of the reference voltage vector v from (3.9).
Step3) Compute the duty cycles using (3.11) and the corresponded switching matrix.
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Step4) Apply symmetrical modulation sequence using Table 3.4 to compute the VSI
switching time instants.
3.2.6

Hybrid 2D-3D SVM for three-wire system

With using split-capacitor, the scaling factor of Clarke’s transformation is set to
be K  2 3 to keep the magnitude in the value-invariant form of the transformation. The
factor Va Vdc is the normalized magnitude as in (3.7) and in subsection 3.2.1, the SVM
algorithm aims to keep the average of reference vector in the period Ts follow sinusoidal
wave with the amplitude of Va . This is guaranteed by the symmetrical modulation and
the duty cycle calculation. Since duty cycle calculations depend on Vx , V y and Vz as
shown in (3.12) and these vectors are tabulated in Table 3.1, it is important to keep these
three vector constant for both three-wire and four-wire (split-capacitor) systems. In other
words the scaling factor K can be 2/3 for four-wire system and 1/3 for the three-wire
system. So that V , V  and V will be the same for the two system and the switching
matrices M  in Table 3.3 can work for both systems. This factor will keep the magnitude
of the reference voltage v similar to the magnitude of the phase voltage at the load
side.
In other words, this proposed algorithm works for both split-capacitor and onecapacitor at the same time by keeping the normalized vectors in  -space as shown in
Table 3.1 regardless if the output voltage at each phase is ±Vdc or ±0.5Vdc.
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3.3

Simulation results

In order to show how this new proposed hybrid 2D-3D SVM is efficient during
normal and abnormal conditions, many case studies are simulated in MATLAB/Simulink
tool. Since this algorithm can work for four-wire and three-wire systems, first two
subsections will study the performance of split-capacitor three-phase VSI supplied by
ideal dc source and PMSG-wind generator shown in Figure 3.4. The idea behind testing
the proposed algorithm with wind generator is to show that this algorithm works without
any problem when there are some disturbances at the generation side beside the
uncertainty at the load side. Then the hybrid SVM algorithm is applied to three-wire
system for balanced load and applying similar disturbances.
The three-phase split-capacitor VSI of Figure 3.1 is simulated with the system and
line parameters defined in Table 3.5. The inverter output voltage of phase a is forced to
track a predefined sinusoidal reference v a (t ) . The rms value of the reference phase
voltage is set at 120V, and the power frequency voltage phase angle is set at  a  0 . The
voltage parameters, i.e. Va , a , and 1 , are kept constant throughout the simulation
studies that are conducted and discussed in the following subsections.
Table 3.5

System and line parameters for the simulation case studies
Parameter

Value

Line frequency

60 Hz

Input dc voltage Vdc

350 V

Switching frequency

10 kHz
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3.3.1

Coupling inductance

3 mH

Capacitor bank

50µF

Four-wire system and dc source

Three case studies are presented to validate the proposed algorithm for balanced
and unbalanced loads.
3.3.1.1

Balanced resistive load

In this case study, the three-phase four-leg split-capacitor VSI is feeding a threephase balanced resistive load ( R L  15 ) at the PCC. The first three cycles (0.05 sec) of
the phase voltages at the PCC are shown in Figure 3.9. According to Figure 3.9, the
hybrid 2D-3D SVM needs only half cycle to reach a steady state condition. The load’s
phase a voltage is following the reference voltage with a small error margin as depicted
in Figure 3.10 and the neutral current is shown in Figure 3.11. Ideally, the low-pass filter
will not affect the fundamental component of the output voltage which is following the
reference voltage.
Power quality standards require the THD of the voltage at the PCC to be less than
5%. The voltage at the PCC under the hybrid SVM has a THD of 0.48%, which in turn
implies a good quality voltage injected to the load is achieved under this PWM algorithm.
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v an


v bn


v cn

Figure 3.9

PCC phase voltages at a balanced resistive load

Figure 3.10

The phase a load voltage and the reference signal
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Figure 3.11
3.3.1.2

Neutral current during balanced resistive load

Open phase load condition

All system and line parameters remain unchanged from the previous case study.
Open phase case is achieved by opening phase c at t=0.1 sec; i.e. the current flowing
into phase c is forced to zero as shown in Figure 3.12. Figure 3.13 shows stable and
undistorted phase voltages of phases a and

b

during this disturbance. The THD of the

voltage at the PCC is still 0.48%. The results in Figure 3.13 show the validity of the
proposed algorithm to supply each phase of the load independently of the other phases.
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Figure 3.12

The three-phase currents during open phase ‘c’.


v an

Figure 3.13


vbn

The voltage of phase ‘a’ and phase ‘b’ during open phase ‘c’.
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3.3.1.3

Single phase to ground fault

The load and system parameters are set back to their original values as in Case
3.3.1.1. First, a single phase to ground fault is applied to phase ‘a’ at time t=0.1 sec for
only one fundamental cycle. Phase voltages of phases ‘b’ and ‘c’ are not affected by the
fault, wherein phase ‘a’ voltage is zero during the fault period as shown in Figure 3.14.
After the fault is cleared at t=0.12 sec, phase ‘a’ will follow the reference and the THD of
the voltage at the PCC quickly restores to the value 0.48%.
Then, the same fault was repeated for different time period as shown in Figure
3.15. The fault is applied at t=0.095 sec which is close to peak time of the negative halfcycle. Also the clearing time is selected to be close to the peak time of the positive halfcycle (t=0.122). At the fault time, the voltage of phase c becomes zero without disturbing
the other phases during the fault. The voltage of phase ‘c’ needs less than half-cycle to
produce undistorted voltage waveform after clearing the fault without affecting the other
phases.
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v an

Figure 3.14

Phase voltages at the PCC during a single phase-ground fault on phase ‘a’


v an

Figure 3.15

 vcn

vbn

 vcn

vbn

Phase voltages at the PCC during a single phase-ground fault on phase ‘a’.
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3.3.2
3.3.2.1

Four-wire system and wind generator
Balanced resistive load and wind generator

In the following three cases, the proposed algorithm is tested by adding
uncertainty at the dc side by considering the wind generation system shown in Figure 3.4.
The wind turbine has the following parameters: R=2m,  =1.15 kg/m3 and  opt =11.55.
The first second of the dc voltage obtained from the wind generator and the boost
converter is shown in Figure 3.16. This signal represents the transient starting voltage
which contains many harmonics and that can also simulate the effect of the input wind
speed variation on the dc voltage.

Figure 3.16

The input dc voltage v dc generated from the wind generation system.
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 vbn
v an

 v cn

Figure 3.17

Phase voltages at the PCC

The voltage at the PCC wind distorted input dc voltage is similar to the voltage
waveform obtained using ideal dc source as shown in Figure 3.9. The voltage and the
current THD is 0.55% which is slightly greater than the THD obtained in Case 3.3.1.1.
This result shows the ability of this proposed algorithm in handling the uncertainty at the
dc-side.
3.3.2.2

Open phase load condition

Similar to Case 3.3.1.2, phase ‘c’ is disconnected at t=0.1 sec and the other
phases ‘a’ and ‘b’ are connected to the same load in Case 3.3.1.2. As expected the
voltage and the current THD at phase ‘a’ and phase ‘b’ is still 0.55% and the voltage
waveforms don’t affected by this disconnection. The Voltage at the PCC point is similar
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to that presented in Figure 3.12 and this small THD indicates that the voltage waveform
is almost pure sine-wave.
3.3.2.3

Single phase to ground fault

Also similar to Case 3.3.1.3, a single phase to ground fault is applied to phase a
at time t  0.1 s for only one fundamental cycle. Phase voltages of phases

b

and

Vdc
2

Vdc

S1

S2

S 1

S 2 S 3

S3

van

vbn
vcn

N
Vdc
2

n

are not

affected by the fault, wherein phase a voltage is zeros during the fault period as same as
the result shown in Figure 3.14. After the fault is cleared, phase a will follow the
reference and the THD of the voltage at the PCC quickly restores to the value 0.55%.


vbn

Figure 3.18


v cn


v an


vbn

Phase voltages at the PCC for three-wire system
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v cn

3.3.3

Three-wire system and wind generator

For three-wire system, there is no neutral path and so only one capacitor at the dc
side which is the output from the wind generation system. Similar to Case 3.3.1.1 and
Case 3.3.2.1, a resistive load is fed by VSI. The voltage and current THD is 0.48% for
ideal dc source and 0.55% for wind generation system.
In this case, a single-phase to ground fault is applied at phase ‘a’ at t=0.1 sec for
25 msec, then an open phase happened occurred at phase ‘a’ at t=0.15 sec for 40 msec.
Figure 3.18 shows the three-phase load voltages during these disturbances. Since the
system is three-wire system, the other two phases will be affected by the disturbances at
phase ‘a’. But the proposed algorithm shows the ability to restore the system to its normal
state very quickly as shown in Figure 3.18.
3.4

Experimental validation

The experimental arrangement shown in Figure 3.19 is used to validate the
proposed algorithm. The control function is achieved via a F28335 eZdsp programmable
chip. The system parameters are listed in Table 3.6. In this section, two case studies are
conducted to validate the proposed algorithm under both balanced and unbalanced load
conditions. In the first study case, Figure 3.20 depicts the three-phase output voltages and
currents for a balanced three-phase load with the 50Ω resistive load at each leg. The
measured voltage and current THD are 0.8% and 0.9%, respectively. The second case
exhibits a reduction of the phase ‘c’ to 33Ω. The measured output voltage and current
waveforms are shown in Figure 3.21. The measured voltage and current THD shown in
Figure 3.22 are 0.9% and 1.1% respectively.
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Figure 3.19

Table 3.1

A test bed for validating the proposed algorithm

System parameters of the test bed.
Parameter

Value

Line frequency

60 Hz

Input dc voltage

180 V

Switching frequency

10 kHz

Coupling inductance

5 mH

Capacitor bank

50µF
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Figure 3.20

Three-phase load voltages, currents and THD in balanced load.
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Figure 3.21

Three-phase load voltages and currents in unbalanced load

Figure 3.22

Phase ‘c’ THD in unbalanced load: (a) voltage THD, (b) current THD

79

CHAPTER IV
SWITCHING FUNCTION NOTATION

4.1

Introduction

The mathematical analyses of three-phase voltage source inverters’ output phase
voltages, when employing the hybrid 2D-3D SVM algorithm, are derived in this chapter
for three-wire and four wire system topologies. The results of all modulation steps are
given in terms of system and switching parameters. The presented mathematical
description is validated by comparing the output from the equation and the results from
the Simulink model.
In general, SVM algorithms aim to find the duty ratio of each controllable switch.
The switching time of each switch depends on the position of the reference vector v 
which is rotating with time in the αβ-plane. At every switching cycle, v  is located at
one of the six 3D-prisms which are shown in Figures 3.6 and 3.7. In each prism, two of
the six non-zero vectors and the two zero vectors are selected to synthesize the reference
signal. The twelve tetrahedrons divide the 2D αβ-plane into twelve sectors as shown in
Figure 4.1, where the upper tetrahedrons in Figure 3.6 are the odd tetrahedrons in Figure
4.1 and the lower tetrahedrons in Figure 3.6 are the even tetrahedrons in Figure 4.1.
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Figure 4.1

Projection of the space vectors of Figure 3.6 in αβ-plane

With reference to Figure 4.1, the power angle  a will affect the position of the
reference voltage vector. For example, if 0   a  30  , then the reference vector will reside
in TH12 rather than TH10 when  a  0  . This approach is valid for all values of  a . The
reference voltage for phases b and c can be treated similarly.
Table 4.1

The values of the symbols x and y in the six prisms
P 1 P2 P3 P4 P5 P6
x

1

3

3

5

5

1

y

2

2

4

4

6

6
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4.3

General description of the duty cycles

For both the three-wire and the four-wire topologies, the target tetrahedron of the
reference vector is determined by knowing the values of x and y in (3.10). In Table 4.1
the values of x and y are defined for each prism.
Every individual tetrahedron, upper or lower, contains two active vectors

V

x

, Vy

 and two zero vectors represented implicitly by

V z . These vectors are needed

to calculate the conduction times, i.e. duty cycles dx, dy and dz, of each power switch.
From (3.10), deriving the general expressions of the duty cycles in terms of {x,y,z}
depend on the time variant reference vector v  , active vectors V x and Vy , and zero
vectors V z that are obtained from Table 3.1. From (3.10) and setting v  0 , the
reference voltage vector representation in the αβγ can be expressed in conjunction with
Clarke’s transformation as:

v

v 

v

 v x 
v ay 
v az  
 a 


  
 2 3  1 3  1 3   v bx  d x  v by  d y  v bz  d z 
 x 
v y 
v z  
 vc
c 



 c 

 v x 
v ay 
v az  
 a 
 
  
 0 1 3  1 3   v bx  d x  vby  d y  vbz  d z 
 x 
v y 
v z  
 vc
c
 
 c 
 
 v x 
v ay 
 v az  
 a 


  
 1 3 1 3 1 3   v bx  d x  v by  d y   v bz  d z   0
 x 
v y 
v y  
 vc
 c
 c 
 





(4.1)

where v a  [v ax v ay v az ]T , v b  [v bx v by v bz ]T and vc  [vcx vcy vcz ]T . The
corresponding vector values for x, y  1,2,...6 and z=0 and 7, are listed in Table 3.1. The
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terms in (4.1) which depends on x, y and z values are derived for the twelve tetrahedrons.
A general compact matrix representation is derived based on mathematical and logical
relations as:

 v
 
 v 

 v


  y  1
 x  1

cos

cos
3
 2   x3 1


x
 1
   sin
sin
 3
3
3

1
1

 4 cos  x  4 cos  y 



 d
 x 
 d y 
0
 
3
  d z 
cos  z 
4

0

(4.2)

A scaling factor 2/3 appears implicitly in (4.1) and explicitly in (4.2). The purpose
of this factor is to make the transformation value invariant. Taking the matrix inverse and
solving for the instantaneous duty cycles, dx, dy and dz yields:

dx 

dy 


   y  1  
   y  1  
  sin 
  v  cos
  v
3
3 
  x  y   



2  sin 

3


3

   x  1  
  x  1  
 sin 
  v  cos
  v
  x  y     3 
 3 
2  sin 

3


3









    x  1 
 
   y  1 
  sin 
  cos(  y )  sin 
  cos(  x)   v

3 
3 
 


dz   
   cos  x  1   cos(  y )  cos   y  1   cos(  x)   v 


 
   3 
3



 

(4.3)








where z is the index of the zero-vector that takes two values: z=7 for upper tetrahedrons
and z=0 for the lower tetrahedrons. The parameter  is given by:


  x  y  
   2  sin
 cos  z 
3





1

(4.4)

The algebraic summation of duty cycles over any switching period satisfies (4.5)
and (4.6).
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d x  d y  d0  d7  1

(4.5)


d  d 0  v  Upper tetrahedron
dz   7

d 0  d 7  v  Lower tetrahedron

(4.6)

With reference to (4.3), the zero index ‘z’ only affects dz by the term cos(  z ) . For
either value of the index z, we notice that cos(  7) =  cos(  0) =-1, therefore, the term
cos(  z )

can be replaced by -1. Consequently, the duty cycle d z  d 7  d 0 can be used for

either tetrahedron, the upper and the lower tetrahedrons with expected negative value of
dz during the lower tetrahedrons. From (4.3)-(4.6), the duty cycles dx, dy and dz can be
expressed in terms of {x,y} values given in Table 4.2 yielding:









1
1  dx  d y  dz
2
1
d0  1  d x  d y  d z
2
d7 

4.4

(4.7)

Analytical description of the phase voltages

4.3.1

Four-wire system

At the beginning of each switching cycle, dx, dy, d0 and d7 are all known based on
the position of the reference vector. Then symmetric modulation scheme is selected to
reduce the THD. In symmetric modulation, the six gate signals can be generated by
instantaneously comparing the duty cycle values, herein after will be called power signals
g (t )

with a triangular carrier signal c(t ) . With reference to Figure 3.8 and Table 3.1, the

modulated phase ‘a’ output in P1 have a value of 0.5V dc whenever c (t )  t 0 , whereas the
modulated output have a value 0.5Vdc whenever c(t )  t 0 . Similarly, the power switches
S 2 and S 3 are conducting and switching vectors positioned in P1
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if c(t )  t 0  t x and

c(t )  t 0  t x  t y respectively. Generally, the value of the modulated output voltages (
van , v bn , v cn )

will be 0.5V dc if the carrier c(t ) is greater than the corresponding switching

signals listed in Table 4.2, and 0.5Vdc if the comparison condition is not satisfied.
The three-phase signals are the same with 120o phase shift between each two
phases, so only phase ‘a’ will be studied. In order to present the symmetric modulation
mathematically, the power signal can be written as:



g t   T s d 0   x  d x   y  d y



(4.8)

where  x and  y are binary integers given by (4.9).
1 iff i  3,4,5
elsewhere
0

(4.9)

i  

Table 4.2

The power signals of the upper switches
S1

S2

S3

P1

t0

t0  t x  t y

t0  t x

P2

t0  t x

t0  t x  t y

t0

P3

t0  t x  t y

t0  t x

t0

P4

t0  t x  t y

t0

t0  t x

P5

t0  t x

t0

t0  t x  t y

P6

t0

t0  t x

t0  t x  t y

Examining (4.3) and (4.8), the power signal g (t ) depends on the normalized
instantaneous reference signals v and v , expressed in (3.7), and the values of x and y
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(depending on the reference vector position). The instantaneous duty cycles over one
fundamental period are shown in Figure 4.2 and Figure 4.3. The power signal g (t ) hence
can be computed using (4.3) and (4.8) yielding

g t  

3 Va
2 Vdc

dy



Ts Ts Va

sin 1t   
4
2 Vdc



(4.10)

dx

3 Va
2Vdc
Va
2Vdc

Va
2 Vdc

dz
1 5 f1

Figure 4.2

2 5 f1

3 5 f1

4 5 f1

Duty cycles waveforms over one fundamental period

86

1 f1

1 Va

2 2Vdc

d0

d7

3 Va
1

2 2 Vdc
1 Va

2 Vdc

2 5 f1

1 5 f1
Figure 4.3

3 5 f1

4 5 f1

1 f1

Duty cycles of the zero-vectors over one fundamental period

The triangular carrier c(t ) can be expressed in terms of the infinite Fourier series
representation, for utmost accuracy, as:

ct  

T s 2T s

4 2





 odd

1



2

 2 
cos
t 
 Ts 

(4.11)

In Table 4.2, the power switch S1 is conducting whenever c (t )  g t  and acts as
high impedance ( S1 is conducting) whenever c (t )  g t  . Phase a modulated output
voltage v an (t ) then can be expressed by multiplying the switching function by and the
input dc voltage as
v an t  

V dc
  a t 
2

(4.12)

where the switching function  a t  is given by
 a t   sgn ct   g t 
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(4.13)

Let the modulation index m be defined as

m

2 Va
Vdc

(4.14)

The modulation index defines the linearity of the operating state of the inverter.
For 0  m  1 , the inverter is operating in the linear modulation region, whereas the
nonlinear or over-modulation state of the inverter occurs whenever m  1 .
Substituting (4.8), (4.10) and (4.14) into (4.13) yields the generalized switching
function of the hybrid 2D-3D SVM for four-wire system

 2 m

1
 a t   sgn 
sin 1t    
cos s t 
2
 odd 
 4




 

(4.15)

And consequently:

v an t  



 2 m
V dc
1
sin 1t    
cos s t 
 sgn 
2
2

 4
 odd 

v bn t  



 2 m 
Vdc
2 
1


t
sin  1t    
cos

 sgn 


s
3   odd  2
2


 4

v cn t  


 2 m 

Vdc
2 
1
sin  1t    
cos s t 
 sgn 

2
2
3   odd 

 4




 



(4.16)



From (4.15) we conclude that the switching function of the hybrid 2D-3D SVM
depends on the modulation index (parameter m ), and the switching frequency of the
inverter (parameter s  2 Ts ).
4.3.2

Three-wire system

For three-wire system, the output phase voltage is not exactly following the
reference signal. Also there is more than one equivalent circuit. The equivalent circuits
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are function of the active nonzero vectors. For example, assume that the reference vector
is located at the first prism. With reference to Figure 3.8, the status of S1 is ON when
c (t )  t 0 . As a result the output phase voltage is 0.5V dc

while the same condition is

satisfied. This is only true if the system is four-wire. In three-wire system and the same
example; S1 is ON when c(t )  t 0 , but the output phase voltage (for phase ‘a’) is zero
when any of the non-zero vectors are active, 2 3Vdc when V1 is active, and 1 3V dc when
V2

is active.
As a summary, with reference to Table 4.2, the power switch S1 is conducting

whenever c  t   g  t  and acts as high impedance for c  t   g  t  in which S1 is conducting.
Phase a modulated output voltage van  t  is zero when the zero vectors (V0 and V7) are
active. Then van  t  can be expressed by the effect of the active two vectors (Vx and Vy) as:
 
  1  sgn ct   t 0    1  sgn t 0  t x  ct  
  
 
cos x  1  
2
2
 
 

2 3
v an t   
3  
  1  sgn ct   t 0  t x    1  sgn t 0  t x  t y  ct 
cos  y  1  
  
 3
2
2


 















(4.17)

Let the amplitude modulation index in three-wire system m3 , be defined as:

m3 

Va
Vdc

(4.18)

The modulation index defines the linearity of the operating state of the inverter.
For 0  m3  1 , the inverter is said to operate in the linear modulation region, whereas the
non-linear, or over-modulation, state of the inverter occurs whenever m3  1 .
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CHAPTER V
ANALYTICAL HARMONIC ANALYSIS

5.1

Introduction

This chapter presents the mathematical harmonic analyses of output phase
voltages of three-phase voltage source inverter which employs a hybrid 2D-3D SVM
algorithm [65]. Explicit time domain representation of the harmonic components in
addition to the THD of the output phase voltages are given in terms of system and
switching parameters. This chapter also investigates the harmonic characteristics and
THD performance against the linearity of modulation region which helps in the harmonic
performance and design studies of such inverters employing the hybrid 2D-3D SVM. The
fundamental component of the output voltages follows the reference with lower THD in
the linear modulation region rather than over-modulation region. Experimental results are
used to validate these analyses as well as the effectiveness of the hybrid 2D-3D SVM
algorithm for generating balanced and low THD phase voltages.
During this chapter, the voltage phase angle of phase ‘a’  a will be kept as
 a  0  and the switches are ideal. The switching frequency will be 10 kHz in which the

output voltage from the four-wire VSI is assumed to be identical to the switching
commands from the PWM algorithm.
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With reference to (4.12), the harmonic performance of the inverter mainly
depends on the modulation index m and the input dc voltage Vdc . Considering the Fourier
analysis of the sgn function a t  in (4.11), the harmonic spectrum of phase ‘a’
modulated output voltage is computed simply by the following steps:
Step 1) Apply a specific range for the modulation index in (4.11).
Step 2) For the sgn array values resulting from Step 1, apply FFT.
Step 3) Adjust the spectrum magnitudes by a the factor 0.5V dc .
Step 4) Extract the harmonic component of interest from the FFT array.
Step 5) Draw the corresponding harmonic component versus the modulation index.
As the two parts of the right hand side of the equation (4.12) are both timedependent, the dc component of the output is expected to be zero for all values of m .
Additionally, as (4.12) is a scaled signum function, its Fourier transform will consist of
odd harmonics only. The harmonic analysis will investigate the fundamental component
of the modulated output at system frequency of f1 as the modulation index changes.
Additionally, harmonic orders including even (very small in magnitude) and odd
harmonics are also investigated and their magnitudes are computed.
5.2

Fundamental component

Following the previous five steps, the relationship between the fundamental
frequency component and the modulation index of phase ‘a’ is depicted in Figure 5.1.
With reference to Figure 5.1, in the linear region m  1 , the fundamental component of the
output voltage Vˆa1 , will be
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Vˆa1  V a , m  0,1

(5.1)

In the nonlinear region, the fundamental component of the modulated output is
expressed in terms of reference and input dc voltages using quadratic (5.2), cubic (5.3), or
exponential (5.4) curve fitting function as
 V 2
1
ˆ
V a  0.45655 a
 V dc



  0.8685V   0.19185V
a
dc



 V 3 
 V 2 
Vˆa1  1.1205 a2   2.978 a   2.718Va  0.2495Vdc
V 
V 
 dc 
 dc 

Vˆa1  Vdc   0.5535e0.09848Va


Figure 5.1

Vdc



 4.6635e 8.144Va

Vdc




Effect of modulation index on fundamental frequency component
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(5.2)

(5.3)

(5.4)

Quadratic, cubic, and exponential curve fitting are given in (5.2)-(5.4) to allow the
VSI designer to choose between mathematical representations of the fundamental
component in terms of design complexity and accuracy required. Numerical statistics
regarding the accuracy of the fitted curves are listed in Table 5.1. The statistic R-square is
the square of the correlation between fitted values and the values from the curves where
maximum value of this static is 1 which means 100% of the data are explained in the
equations. The static root mean squared error (RMSE) is better when its value become
close to 0.
Table 5.1

Goodness-of-Fit statistics
Statistics
Equation
R-square

RMSE

5.1

1

0.0009421

5.2

0.9899

0.0056330

5.3

0.9988

0.0019190

5.4

0.9998

0.0007988

5.5

0.9995

0.0009027

5.6

0.9999

0.0004723

5.9 ( m  1 )

0.9842

0.0034820

5.9( m  1 )

0.9997

0.0013590
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5.3

Even harmonics

The even-order harmonics of the modulated output are very small and negligible.
To address this issue, the five steps are done and the even harmonics are extracted. Even
order harmonics, up to the 10th order, are shown in Figure 5.2 with an utmost magnitude
of 6.2 10 6 Vdc for 0  m  2 .

V dc

Figure 5.2
5.4

Normalized even harmonic components

Odd harmonics

The odd order harmonics are more common on the ac side of three-phase power
systems. Figure 5.3 shows the first six odd harmonics of van(t), namely 3rd, 5th, 7th, 9th ,
11th and 13th. The spectral energy is small and distributed randomly over the linear
modulation region ( 0  m  1 ). With reference to Figure 5.4, the third harmonic is the most
dominant harmonic in the modulated output in over-modulation or nonlinear modulation
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range. The average value of Vˆa3 in the linear region is 0.000623Vdc as shown in Figure
5.5. In the nonlinear region, the third harmonic Vˆa3 can be expressed using numerical
quadratic fitting (5.5) or more accurately using the sine fitting in (5.6) where the angle in
rad.
 V 2
3
ˆ
V a  0.08476 a
 V dc



  0.397V   0.3175V
a
dc



Figure 5.3

Vˆa5 / Vdc
Vˆa9 / Vdc
Vˆa13 /Vdc

Vˆa11 /Vdc

Vˆa7 / Vdc

Vˆa3 / Vdc




 0.0704 sin(2.696 Va  4.926)



Vdc
Vˆa3  Vdc  


  0.000814 sin(17.68 Va  4.692) 


Vdc



The normalized odd order harmonics of van(t) in the linear region
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(5.5)

(5.6)

Numerical statistics regarding the accuracy of the fitted curves are also depicted
in Table 5.1. Numerical expressions for other harmonics can be extracted similarly.
These expressions are not listed here, however, their effect in the THD computation is

Figure 5.4

Vˆa5 / Vdc
Vˆa9 / Vdc
Vˆa13 /Vdc

Vˆa11 /Vdc

Vˆa7 / Vdc

Vˆa3 / Vdc

considered in the next section.

The normalized odd order harmonics of van(t) in the nonlinear region
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Vˆa3 / Vdc
Figure 5.5
5.5

Curve fitting of the third harmonic component

Total harmonic distortion

THD is defined as the ration of the all harmonics present in the modulated output
voltage to the fundamental component of the modulated output as

2

 Vˆai 

 100%
THD 
 Vˆ 1 
i 2  a 
160



(5.7)

Referring to Figure 5.3 and Figure 5.4, the magnitudes of the harmonic
components are decreasing with the increasing harmonic order. Additionally, since the
quality of the ac voltage signal is usually improved using low pass filter, the carrier signal
harmonics are neglected in the calculation of the THD to simplify the analysis. Mainly,
low order harmonics are used to compute the THD of the modulated output. From (4.14)
and (4.15), the magnitude of the ith order of the voltage signal, Vi  0.5Vdc   ai Vdc , Va , t  ,
can be used in (5.7) to rewrite the THD as
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2

ˆ 

 i  100%
THD 

ˆ 
i 2  1 
160



(5.8)

where ̂i is the magnitude of the ith order harmonic of the sgn function in (4.14).
This means that the THD computation depends mainly on the modulation index
regardless of the input dc voltage.
Figure 5.6 shows that THD is exponentially decreasing with increasing the
modulation index until Va is close to Vdc , then it will start exponentially increasing with
increasing m. The THD is therefore can be expressed exponentially in terms of m as
25.7  e 8.73m  4.367  e 0.6165m
, m 1
THD  
30.08  e 0.048185m  186.5  e 1.8305m , m  1

(5.9)

Numerical statistics regarding the accuracy of the fitted curves are depicted in
Table 5.1.

Figure 5.6

The THD in linear and nonlinear modulation ranges with exponential curve
fittings
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Since most of the digital analyzers measure harmonics up to the 50th order for the
calculation of the THD, Figure 5.7 shows the relation between the THD and the
modulation index for i  [2,50] which is used in (5.4b). Equation (5.6) shows the
mathematical relation between the modulation index and the THD for this case.

60
50
40
30
20

10

0

Figure 5.7

0.2

0.4

0.6

0.8

1

m

1.2

1.4

1.6

1.8

2

The THD in linear and nonlinear modulation ranges based on the first 50
harmonics order

53.22  e 15.46m  6.822  e 2.172m , m  1
THD  
28.68  e 0.0234m  118.8  e 1.39m , m  1

5.6

(5.10)

Experimental results

The experimental arrangement shown in Figure 5.8 is used to validate the
proposed analytical model. The 2D-3D hybrid SVM control is achieved via the F28335
eZdsp programmable IC. This test bed has a variable dc voltage source (input) and a
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balanced resistive load of 50  per phase. There is no ac filter and the load is directly
connected to the output of the VSI. A discrete Simulink model is used to generate the
algorithm of the hybrid 2D-3D SVM. The F28335 eZdsp programmable kit is used to
transfer the Simulink code to the DSP. The BP7B Driver is used to drive the power
switches inside the PM100CL1A06 three-phase IGBT module by boosting the output
from the eZdsp kit to 20V needed by the IGBTs. The experimental validations are
presented in the following two subsections. The linear load is studied in the subsection A,
while the nonlinear load is studied in subsection B. The experimental parameters for the
two cases are listed in Table 5.2.

Figure 5.8

A test bed for validating the proposed analytical analysis
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Table 5.2

System parameters
Parameter

Value

Line frequency

60 Hz

Switching frequency

10 kHz

Linear load
Resistance

50 

Nonlinear Load

5.6.1

Resistance branch

50 

Input dc voltage

70 V

Capacitor Cdc

50µF

Linear load

In this subsection, three case studies are conducted to validate the presented
analytical results. The first case is to check if the THD is fixed for the same modulation
index and variable input dc voltage. Then, the second case is to test the relation between
the modulation index and the magnitude of the output phase voltage. Finally, the THD
expression in the linear and nonlinear modulation regions are tested for different
modulation indices. All case studies show how the analytical analysis of the hybrid 2D3D SVM is close to the experimental results.
Case 1: In this case study, the modulation index is constant at 0.95 and the input
dc voltage varies from 10 to 140 V. The THD of the output phase voltage is kept constant
at 3.7%. This observation is consistence with the expected results from (4.9).
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Case 2: This case is conducted to check the relation between the modulation index
and Vˆa1 , which is shown in (5.1) and (5.2)-(5.4) and Figure 5.1. For a 70 V input dc
voltage, this relation is justified in Table 5.3, in which comparisons show the ability of
the analytical model to predict the measured value of the modulated output fundamental
component is within an absolute error margin of 1.3%. As switches are assumed to be
ideal in the proposed analytical study, which means the small voltage drop is ignored, the
magnitudes from the experimental results are less than that from analytical results. The
analytical results in Table 5.3 can be obtained from (5.1) and (5.4) for the linear
modulation and the over-modulation regions, respectively.
Case 3: This case tests the THD at different modulation indices and 70 V input dc
voltage. For the used IGBTs inverter (PM100CL1A060), the minimum dead time
suggested by the manufacturer is 2 s in order to avoid the simultaneous conduction of
switches on the same leg. This non-ideal characteristic will add more distortion to the
output voltage. Different IGBTs have different dead times and different distortion levels.
The dead time will reduce the duty cycle by adding more delay to the switch on signal,
which introduces more distortions. Again, as the ideal performance is assumed in the
analytical harmonic analysis to keep it general for any used inverter, it is expected to get
more distortion in the experimental results. A comparison between the analytical and the
experimental output phase voltage THD for different modulation indices is shown in
Table 5.4. The analytical results in Table 5.4 can be obtained from (5.9).
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Figure 5.9

Table 5.3

(a)

(b)

(c)

(d)

Experimental results at four different modulation indices: (a) m=0.6, (b)
m= 0.8, (c) m=1, and (d) m=1.2

Comparison between the experimental and analytical fundamental voltage
magnitude
m
0.60
0.80
0.90
0.98
1.00
1.2
1.4
1.6
1.8
2.0

Voltage magnitude
Analytical
Experimental
21.00
20.93
28.00
27.92
31.50
31.41
34.30
33.88
35.00
34.55
38.64
38.33
40.42
40.04
41.43
41.17
42.12
41.93
42.66
42.32
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Error %
0.33
0.29
0.29
1.22
1.28
0.80
0.94
0.63
0.45
0.80

Table 5.4

Comparison between the experimental and analytical THD
m

THD%
Analytical

Experimental

0.5

3.535

4.4

0.6

3.153

4.1

0.7

2.893

4.0

0.8

2.690

3.6

0.9

2.517

3.5

1

2.362

3.9

1.1

6.817

7.8

1.2

11.135

12.1

Figure 5.9 shows eight measurement points at four different modulation indices.
The THD results are previously presented in Table 5.4, while the rms values of the output
voltage and its fundamental components shown in Figure 5.9 are presented in Table 5.3
in peak values to maintain the consistency of the analytical description.
5.6.2

Nonlinear load

In this subsection, as shown in Figure 5.10, a nonlinear load which consists of a
three-phase uncontrolled rectifier (P/N: 36MT80) and a variable resistor, is considered to
study the effect of changing the dc load on the voltage waveforms at the ac side. At the
dc side, a 50 F capacitor is added to reduce the voltage ripple and a three-phase 50 
resistance branch is added between the PWM VSI and the uncontrolled rectifier for
current limiting and protection purposes.
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Vdc

*
a

g1

S1

Ts

g2

S2

S3

g3

Rbranch
50 

50 F

Vdc

C dc

S1

Figure 5.10

S2

Rdc

S3

The Diagram of the nonlinear load test bed

Case 4: Figure 5.11 shows the rms values of the line-line ac voltages and their
corresponding THD indices for different modulation index values. In this case, the dc
load is kept constant at 20  and the input dc voltage is kept constant as well at 70 V.
These results show that the line-line voltage is very close to the values obtained from the
analytical equation (5.1). From (5.1), the rms values of the line-line voltages are {42.86,
38.57, and 34.29} for m  {1.0, 0.9, and 0.8} respectively.

105

Figure 5.11

The line to line voltages and THD for different modulation indices.

Figure 5.12

The line to line voltages and THD for different nonlinear loads

Case 5: For 70 V as dc input voltage and 0.8 modulation index, Figure 5.12 shows
the effect of changing the variable resistance from open circuit to 5  . These results in
Figure 5.12 show that the THD has slightly increased to around 4% for the nonlinear
load, compared with that (3.6%) in Table 5.4 for the linear load.
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CHAPTER VI
PERFORMANCE AND HARMONIC COMPARISON

6.1

Introduction

SVM becomes the basic power conversion processing technique in three-phase
converters [66]-[71] as a result of computational and processing development of digital
controllers. The main advantages of 2D SVM, as portrayed in the literature, can be
summarized by: 1) increasing the linear modulation region through harmonic injection
method [26], [72]-[73]; 2) lowering the harmonic content of the modulated output
[26],[73]-[76]; 3) reducing the switching losses [26, 5]; and 4) ease of implementation
[26], [77]. Although the preceding advantages are listed in the literature; however the
analytical and numerical investigation in this chapter will not only clarify some of these
advantages, but also will investigate the clarity and accuracy of these results [78]. The
first advantage, where the dc bus utilization is enhanced, will be proved through analysis
and simulations. The second benefit however is not accurate as indicated in [24].
Research presented in [24] indicates that 2D SVM is identical to the uniformly sampled
PWM algorithm. Additionally, it is shown in [24], [49] that the linear modulation region
of 2D SVM is similar to the 3rd harmonic injection PWM. Moreover, according to [23],
the author claims that a maximum possible linear modulation for all PWM modulators is
2

3 . Unfortunately, these advantages are listed in the literature without any analytical
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or modeling proofs to back them up. In this chapter, a thorough analytical investigation
will clarify such advantages and put them into context.
2D SVM is not preferred to be applied to unbalanced three-phase loads, the
hybrid 2D-3D SVM algorithm presented in [79], [80] will drive a balanced inverter
output irrespective of the load condition, i.e. being balanced or not. The hybrid SVM
algorithm theoretically combines the simplicity of the 2D SVM, in terms of expressing
the reference voltage in the stationary 2D plane, with the increased accuracy and
performance of the 3D SVM to synthesize the position of the rotating reference vector.
First, some simulation case studies are presented in this chapter to compare the
performance of the hybrid 2D-3D SVM with the performance of the 2D SVM and 3D
SVM for balanced and unbalanced different loading conditions.
Then, a brief mathematical description of the conventional 2D SVM is presented
to use it in the comparison of the harmonic content of the output phase voltages when
applying the 2D SVM and the hybrid 2D-3D SVM considering the THD of the
modulated output as a quality index. Additionally, the qualitative analysis examines the
fundamental component and its behavior in both regions of modulation; the linear and
over-modulation. The spectral content, which includes non-power frequency spectral
components, is expressed numerically. System and line parameters that affect the spectral
characteristics are also examined.
6.2
6.2.1

Performance comparison
Comparison with 3D SVM

The 10kVA three-phase split-capacitor VSI of Figure 3.1 is simulated with the
system and line parameters defined in Table 6.1. The inverter fundamental output voltage
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of phase a is forced to track a predefined sinusoidal reference v a . The rms value of the
reference phase voltage is set at 220 V, and the phase angle of voltage is set to be  a  0 .
The voltage parameters, i.e. Va ,  a , and 1 , are kept constant throughout the simulation
studies that are conducted and discussed in this subsection.
Table 6.1

6.2.1.1

System and line parameters
Parameter

Value

Rated power

10 kVA

Line frequency

50 Hz

Input dc voltage

650 V

Switching frequency

10 kHz

Coupling inductance

3 mH

Capacitor bank

50µF

Unbalanced resistive load

In this case the resistances at phase ‘a’ and ‘b’ are 50Ω and 25Ω at phase ‘c’.
Figure 6.1 shows that the load voltage is symmetrical and not affected by this unbalanced
loading. Figure 6.2 shows the asymmetrical load current. From Figures 6.1-6.2, the
system needs about one cycle to start supplying undistorted power waveform and the
voltage is always balanced at the load side. The THD of the load voltage and current are
0.64% for phase ‘a’ and ‘b’ and 0.49% for phase ‘c’. In [27] the authors did a premium
work and the THD for the voltage signal is 2.12% and 2.40% for the current signal. This
comparison shows the advantages of using this simple algorithm in unbalanced
conditions.
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Figure 6.1

PCC phase voltages at unbalanced resistive load terminals

ic
ib

Current (A)

ia

Figure 6.2

Three-phase load current at unbalanced resistive conditions
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Figure 6.3

Phase voltages at the PCC during load step change at phase ‘a’ and
inductive load. phase ‘a’

ia

i b ic

Figure 6.4

Inductive load currents during load step change at phase ‘a’
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6.2.1.2

Load change for inductive load

In this case the load starts as symmetrical inductive load of 50Ω in series with a 3
mH. After 0.1 s the resistance at phase ‘a’ becomes 25Ω. Figure 6.3 shows that the threephase voltage is fixed in phase and magnitude and unaffected by this disturbance. The
load current shown in Figure 6.4 is matching the load change without any problem. The
THD of the voltages are 0.47% for phase ‘a’ and 0.63% for both phase ‘b’ and ‘c’. The
THD of the load currents are 0.42% for phase ‘a’ and 0.61% for the other two phases.
These results can be compared with 2.29% for the THD in the voltage and 2.47% for the
THD in the current signals in [27].
Table 6.2 summarizes the comparison between the hybrid 2D3mswcaprisk@yahoo.comD SVM and the 3D SVM presented in [27].
Table 6.2

Summary to the comparison between 3D SVM and hybrid 2D-3D SVM
Case study

Current THD

Voltage THD

3D SVM

2D-3D SVM

3D SVM

2D-3D SVM

Unbalanced resistive load

2.4%

0.64%

2.12%

0.64%

Load change for inductive load

2.47%

0.63%

2.29%

0.63%

6.2.2

Comparison with 2D SVM

Since 2D SVM is preferred when the system topology is three-wire system, the
first four case studies in this subsection are presented to compare between the
performance of the hybrid 2D-3D SVM and the conventional 2D SVM for balanced and
unbalanced resistive and inductive loads in three-wire systems. Then, the last case study
in this subsection is conducted to show that the 2D SVM is not preferred in the four-wire
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systems and the line to line voltages are not enough to know the harmonic content of the
phase voltages.
6.2.2.1

Balanced resistive load

The VSI of Figure 3.3 is simulated in MATLAB/Simulink with the system and
line parameters defined in Table 6.3. In this case study, the load is pure resistive and each
phase is 50Ω. The first three cycles (0.05 sec) of the phase voltages at the PCC are shown
in Figure 6.5. The voltage and the current THD is 0.94% when applying 2D-3D SVM
and 1.25% when applying the conventional 2D SVM.
Table 6.3

6.2.2.2

System and line parameters
Parameter

Value

Line frequency

60 Hz

Input dc voltage

650 V

ac phase voltage (rms)

220 V

Switching frequency

6 kHz

Coupling inductance

1 mH

Capacitor bank

50 F

Balanced inductive load

For the same system used in 6.2.2.1 with inductive load at each phase of 50Ω and
3mH, the first three cycles (0.05 sec) of the phase voltages and currents when applying
hybrid 2D-3D SVM are shown in Figure 6.6. The voltage THD increased to 0.97% and
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the current THD is 0.76%. For 2D SVM, the voltage THD is 1.32% and the current THD
is 1.2% which are higher than the results from the hybrid 2D-3D SVM.
The previous results show the advantages of the hybrid 2D-3D over the
conventional SVM from the quality of the output power signals. 3D SVM is preferred in
unbalanced loading conditions where 2D SVM is preferred in balanced loading
conditions. Even though the hybrid 2D-3D SVM is originally designed to handle the
unbalanced loading condition with better output quality, this work proves that the hybrid
2D-3D SVM is better than 2D SVM as shown in Table 6.4.
Summary to the comparison between 2D SVM and hybrid 2D-3D SVM

Table 6.4
Case study

Load

Resistive
Inductive

6.2.2.1

Current THD

Voltage THD

2D SVM

2D-3D SVM

2D SVM

2D-3D SVM

R=50Ω

1.25%

0.94%

1.25%

0.94%

R=50Ω, L= 3mH

1.20%

0.76%

1.32%

0.97%

Unbalanced resistive load

For the same case study presented in 6.2.1.1 and with applying the 2D SVM, as
shown in Figure 6.7, it fails to maintain a balanced output voltage during an unbalanced
load condition. The THD for voltage of phase ‘a’ is 1.49% which is higher than the
voltage THD obtained by applying the hybrid 2D-3D SVM as in 6.2.1.1.
6.2.2.2

Unbalanced step change with inductive load

For the same conditions in 6.2.1.2, Figures 6.8 and 6.9 show that the 2D SVM
fails to maintain a balanced output voltage during an unbalanced load condition. The
output voltage and current were balanced before applying the unbalanced load change
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and then the output voltage is unbalanced. For phase ‘a’, the THD of the output voltage is
1.73%, and 1.71% for the output current. The results of applying the hybrid 2D-3D SVM
is better as in 6.2.1.2.

Figure 6.5
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vbn


v an


 vcn
vbn

PCC phase voltages: (a) with hybrid 2D-3D SVM, (b) with 2D SVM
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Figure 6.6

(a) PCC phase voltages (b) load currents for inductive load and hybrid 2D3D SVM
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Figure 6.7

PCC phase voltages at unbalanced resistive load terminals with 2D SVM
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Figure 6.8

PCC phase voltages at inductive load terminals with 2D SVM
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6.2.2.3

Balanced resistive load and four wire system

In this case, the results from applying 2D SVM algorithm will be presented to
show the harmonic content of the phase voltages and how these harmonics can’t be seen
from the line to line voltages.

ia

Figure 6.9

i b ic

Inductive load currents during load step change at phase ‘a’ with 2D SVM

For the three-phase split-capacitor VSI shown in Figure 3.1 and the system
parameters shown in Table 6.5, a balanced resistive load is used to find the harmonic
content of the voltages before and after the LC filter. The dominant harmonics unity
modulation index will be measured to show the effect of the injected harmonics on the
phase voltages.
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For m  1 and 2D SVM, the phase voltages at the PCC v (a,b,c) n are shown in Figure
6.10 and the line voltages are shown in Figure 6.11. In the phase voltages, the injected
harmonics can be seen on the output waveform and the magnitude of the dominant
harmonics as follow: Vˆa3  66.22 V, Vˆa9  14.53 V and Vˆa15  3.68 V for the phase voltages and
3
9
15
Vˆab
 0.41 V, Vˆab
 0.12 V and Vˆab
 0.09 V for the line voltages. For the voltages before the

LC filter v ( a,b,c) n , since the cutoff frequency is 712Hz, there is no significant change in the
magnitude of the dominant harmonics except Vˆa15,ab , where Vˆa15  2.24 V and Vˆab15  0.07 V.
Table 6.5

System and line parameters
Parameter

Value

Line frequency

60 Hz

Input dc voltage

600 V

Switching frequency

10 kHz

Coupling inductance

1 mH

Capacitor bank

50µF

Resistance

50 Ω
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Figure 6.10
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v cn

The phase to neutral three-phase voltages at PCC with 2D SVM
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Figure 6.11

The line to line three-phase voltages at PCC with 2D SVM
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v bn

van

Figure 6.12

The phase to neutral three-phase voltages at PCC with hybrid 2D-3D SVM

vab

Figure 6.13

vcn

vbc

vca

The line to line three-phase voltages at PCC with hybrid 2D-3D SVM
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For the same conditions and applying hybrid 2D-3D SVM, Figure 6.12 and Figure
6.13 show the phase to neutral and the line to line three-phase voltages at the PCC
respectively. For the phase voltages v (a,b,c) n , the main three dominant harmonics are
 are:
Vˆa11  4.29 V, Vˆa13  2.85 V and Vˆa9  1.84 V. The main harmonics in the line voltage v ab
13
11
7
Vˆab
 4.88 V, Vˆab
 7.25 V and Vˆab
 2.17 V.

6.3

Analytical harmonic comparison

The harmonic performance of the split-capacitor three-phase VSI of Figure 2.4 is
studied under hybrid 2D-3D SVM algorithm in Chapter V. In this section, the harmonic
performance of the 2D SVM is studied following the same steps in Chapter V. In 2D
SVM, while the reference vector is rotating at angular speed of 1 in the αβ-plane, two
non-zero vectors and the two zero vectors are used to synthesize the target switching
sector. In other words, assuming a constant switching frequency of f s , for each switching
period Ts , the normalized reference vector v  is:

v  d x  Vx  d y  Vy  d0  V0  d7  V7

(6.1)

where V x  [Vx Vx ]T and Vy  [Vy Vy ]T are the two normalized active vectors
for each hexagon sector as shown in Figure 6.14. Parameters dx, dy, d0 and d7 represent
the instantaneous duty cycles of the switching vectors V x , Vy , V0 and V7 , respectively
in which di  2ti Ts for i  x, y, z .
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The eight voltage space vectors in αβ-plane

For each switching period, the instantaneous duty cycles satisfy (6.2).
(6.2)

1  d x  d y  d0  d7

3 2

3 2sin(1t)

3 2sin(1t   6)

3 2sin(1t   6)

v SVM

vSVM
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Figure 6.15
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Components of the modulated signal of the 2D SVM
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6
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Based on the three sine waves presented in Figure 6.15, (2.6) can be extended to
full waveform as:

vSVM
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(6.3)

As v SVM is an odd periodic function, and using the Fourier series, the voltage
v SVM

can be expressed as [81]:
v SVM  sin 1t   b3 sin 31t   b9 sin 91t   b15 sin 151t 

(6.4)

where b3  0.2067 , b9  0.02067 and b15  0.007384 .
Following the same five steps used in chapter V, a similar harmonic analysis is
applied to the switching function notation (6.3) to compare the harmonic contents of the
output phase voltage to results from chapter V.
For the comparative analysis, the switching frequency of 10 kHz is fixed and
applied in both algorithms. The fundamental power frequency is 60Hz. The THD
computation considers spectral components or harmonic orders less than the ratio of
carrier frequency to the fundamental frequency.
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Vˆa1 Vdc

m
Figure 6.16

6.3.1

DC bus utilization using hybrid 2D-3D SVM and 2D SVM

Fundamental voltage

The biggest advantage from using 2D SVM is the ability to enlarge the linear
region where the magnitude of the fundamental output Vˆa1 is linearly dependent on the
input voltage V dc 2 . This advantage is called dc bus utilization. The range of the linear
modulation region for the hybrid 2D-3D SVM is m  0,1 while the range of the linear
modulation region in 2D SVM is m  0,1.15 as shown in Figure 6.16. This 15% extension
in the linear range and the dc bus utilization in the nonlinear modulation are advantages
from the inertly injected harmonics in 2D SVM over the other modulation algorithms.
The relation between the modulation index and the magnitude of the fundamental
component of the phase voltage in the linear and nonlinear modulations regions can be
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mathematically described as in (6.5) while the goodness-of-fit for all coming equations
are listed in Table 6.6.
m

V dc 

Vˆa1  
2
V dc   0.07338m 2  0.269m  0.3767



Table 6.6

6.3.2



m  1.15

(6.5)

m  1.15

Goodness-of-Fit statistic
Equation

Adjusted R-square

6.5 ( m  1.15 )

0.9998

6.5 ( m  1.15 )

0.9228

6.6a

0.9995

6.6b

0.9997

6.7a

0.9252

6.7b

0.9667

6.8

0.9942

Even harmonics

The non-sinusoidal reference power signal generated by 2D SVM will increase
the magnitude of the even harmonics. As shown in Figure 6.17, the magnitude of the
second harmonic Vˆa2 is in the micro-range of the input Vdc when the hybrid 2D-3D SVM
is applied and in the mille-range of the input Vdc when the classical SVM is applied. The
same comparison result is valid when the other even harmonics are compared.
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Vˆa2 Vdc

Vˆa2 Vdc

m
Figure 6.17

6.3.3

m

The normalized magnitude of the second harmonic for (a) hybrid 2D-3D
SVM, (b) 2D SVM

Odd harmonics

The main injected harmonics in 2D SVM are 3 rd and the 9 th harmonics. The
harmonic analysis shows that the dominant harmonics in the output phase voltage are
also the 3 rd and the 9 th harmonics especially in the linear modulation region. Figure 6.18
shows a comparison between the magnitude of the 3 rd harmonic ( Vˆa3 ) generated by 2D
SVM and that generated by the hybrid 2D-3D SVM. In hybrid 2D-3D SVM, the average
value of Vˆa3 in the linear modulation range is 0.000623Vdc, while it is linearly dependent
on the output ac voltage when 2D SVM is applied. In the linear modulation region, the
approximate relation is similar to the injected harmonic in (6.4) as shown in (6.6) and
generally for m  2 , (6.7) can be used.
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(6.6)

Vˆa3  Vdc  0.07252  0.06993  cos1.006m   0.08401 sin1.006m

(6.7)

Vˆa3 Vdc

Vˆa3  Vdc  0.105m  b3  Vˆa1

m
Figure 6.18

The normalized magnitude of the third harmonic with hybrid 2D-3D SVM
and 2D SVM

For the other odd harmonics, the magnitude of the harmonics generated by the
hybrid 2D-3D SVM is very small when it is compared to the same harmonics generated
by 2D SVM as shown in Figure 6.19. For 2D SVM, the relation between the 9 th
harmonic Vˆa9 and the magnitude of the output phase voltage in the linear modulation is
close to (6.4) which can be expressed in (6.8) for linear modulation region and (6.9) for
m  1.8
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Vˆa9  V dc  0.01003m  b9  Vˆa1



 m 1.448 


0.008937e  0.3519 

V̂aodd Vdc


Va5

2

 m  0.954 


 0.008193e  0.6417 

2

(6.9)


Va7

V a9

V̂aodd Vdc

Vˆa9

(6.8)


Va5


Va7


Va13


V a11


V a9


Va13


V a11

m
Figure 6.19

6.3.4

m

The normalized magnitude of the third harmonic for (a) hybrid 2D-3D
SVM, (b) 2D SVM

Total harmonic distortion

The cumulative results from all harmonics should be reflected on the THD of the
output phase voltage. As shown in Figure 6.20, the quality of the output phase voltage
when the hybrid 2D-3D SVM is applied is much better compared to the output phase
voltage of the 2D SVM. This results is consistence with previous results and shows the
advantages of the hybrid 2D-3D SVM over the conventional 2D SVM, especially in the
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linear modulation range ( m  1 ). For m  0.2 the relation between the modulation index
and the THD using 2D SVM can be described as

(6.10)

THD %

27.9  3.011  cos2.21m   5.192  sin 2.21m 
THD 2 D  SVM  

 1.265  cos4.42m   0.3868  sin 4.42m  

m
Figure 6.20

The THD of the output phase voltage using hybrid 2D-3D SVM and 2D
SVM

More details on the harmonic spectrum of low harmonics using the hybrid 2D-3D SVM
and the conventional 2D SVM are shown in Figure 6.21.
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The harmonic spectrum of the output phase voltage for the first 1000 harmonics
order in the vicinity of the first two switching frequencies (10 kHz and 20 kHz) are
shown in Figure 6.22. This figure illustrates one more advantage of the new hybrid 2D3D SVM over the 2D SVM algorithm.
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CHAPTER VII
CONCLUSIONS AND FUTURE WORKS

7.1

Conclusions

A new SVM-based algorithm was presented in this work. Beside the ability of
supplying balanced voltage at the load side independently of the loading state (balanced
or unbalanced), this algorithm is efficient and reduces the number of the needed
measurement units. The proposed algorithm does not use any PI-controllers, which
reduces the stability problems that may happen from the undesirable performance from
such controllers during abnormal operation. The proposed algorithm gives a direct
control to the voltage magnitude and the voltage angle, this is necessary in controlling
power flow. This new algorithm is a hybrid between the 2D SVM and the 3D SVM, so it
has the ability to handle the unbalanced condition efficiently by implementing the
complexity of 3D and the simplicity of the 2D SVM. The novelty of the proposed hybrid
2D-3D SVM algorithm, which is generating balanced output voltage with lower THD
independent of load irregularities, is investigated and validated through various
simulations as well as experimental case studies.
The switching function notation of the modulated ac output in three-phase
inverters employing hybrid 2D-3D SVM was presented in the work. The modulated
output analytical expression offers design flexibility and computational efficiency over
repetitive and extensive time domain simulations. Harmonic analysis of the modulated
133

output is thoroughly investigated against modulation linearity and results are expressed in
terms of power and switching parameters. The effect of the reference phase angle is
demonstrated and represented by locating the target position of the reference vector.
Harmonic performance index THD is computed directly using the modulation index,
which helps in assessing the harmonic and system performance analytically. Numerical
accuracy and computational efficiency of the proposed algorithm and harmonic
expressions are validated against simulations and experimental arrangements for linear
and nonlinear loads.
Also the switching function notation of the modulated ac output in three-phase
The mathematical description of all PWM steps were described in details based on
mathematical and logical relations starting from the generating the time varying reference
vector and the duty cycles which are the aim of space vector modulation and ending by
the output phase voltages in compact and simple equations. From the power quality
perspective, the simulation case studies proof that the hybrid 2D-3D SVM is better than
the conventional 2D SVM for resistive and inductive loading conditions.
The normalized modulated signal generated by applying 2D SVM is presented in
this work in one equation to save the wasted time by the simulations. The analytical
description can be used in analysis or design without facing any complexity from the
detailed algorithm steps neither from extensive and long time-domain simulations. The
ideal harmonic analysis and comparison between the quality of the output phase voltage
generated by hybrid 2D-3D SVM and the generated by the conventional 2D SVM is
conducted. The results show that both of them have the same linear relation between the
input dc voltage and the output ac voltage until the desired magnitude of the ac voltage
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Va

is equal to V dc 2 . The 2D SVM extends this linear region until Va is equal to 115% of

V dc 2 . Also in the over-modulation region the dc

bus utilization from 2D SVM is better.

From the harmonic perspective, the advantages of the hybrid 2D-3D SVM is clear in
which the magnitude of the even harmonic are much less, and the magnitude of the odd
harmonic, especially the third and the ninth harmonics are very small. As a result, the
small THD obtained from applying 2D-3D SVM can summarize the advantages of the
quality of the output phase voltage.
Table 7.1 summarizes the comparison between the hybrid 2D-3D SVM with the
2D SVM and the 3D SVM [27]. The order in Table 7.1 shows the best one first if the
algorithm can be applied.
Table 7.1

Summary to the comparisons between the discussed SVM algorithms
THD

Order

1
(Best)
2

Complexity

2D SVM

Balanced load
Three-wire

Four-wire

Four-wire

Hybrid SVM

Hybrid SVM

Hybrid SVM

Hybrid SVM

3

3D SVM

1.6

Future works

Unbalanced load

2D SVM

3D SVM
2D SVM

3D SVM

DC bus
utilization
2D SVM
Hybrid SVM
3D SVM

In this dissertation, a new PWM algorithm is presented and analyzed. The
advantages of this PWM over the other SVM algorithms encourage us to apply this
algorithm to the applications of three-phase VSIs. The future work can be mainly focused
on:
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Adding current loop control will increase the robustness of the control
algorithm. The presented algorithm can be improved to a feedback current
control algorithm. Also the system level operation of the microgrids can
be optimized by controlling the set values of the modulation indices and
the voltage phase angels which can be adjusted easily with the proposed
algorithm.



In some applications, active three-phase rectifier is preferred over the
passive rectifier. The proposed hybrid 2D-3D SVM can be extended to
control three-phase rectifier.



Using multi-level VSIs has increased in drives and power system
applications. The promising results from the presented PWM scheme in
two-level VSI encourage us to apply the same concept into multi-level
VSIs.



Regenerative braking and constant V/f control of the induction motor are
very important in ac motor drives, the presented algorithm can be very
helpful in these control modes based on the simplicity of adding another
sequence to the hybrid 2D-3D SVM and the direct access to change the
voltage magnitude and frequency of the output voltage.
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APPENDIX A
EXPERIMENTAL TEST BED DISCRIPTION
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A.1

Introduction

The main purpose of this appendix is to give the needed information about the
hardware and the software used in the experimental validation test bed. Based on Figures
3.19 and 5.7, the hardware components of the test bed can be listed as:
1. DC voltage sources
2. Capacitors
3. eZdspTM F28335
4. BP7B Gate drivers
5. PM100CL1A06 three-phase IGBT module
6. Inductors
7. Fixed power resistors
8. Variable power resistors
9. Three-phase uncontrolled rectifier 36MT80
10. Quality analyzer and measurement units
The discussion and the specification of important used equipments will be
presented in the following sections.
A.2

eZdspTM F283351

The eZdsp F28335 is described by www.spectrumdigital.com as “a fully
integrated evaluation platform for the TMS320F28335 Digital Signal Processor from
Texas Instruments. An on-board JTAG emulator allows debug from Code Composer
Studio via your PC's USB port.” The system requirements are:

1

www.spectrumdigital.com
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500MB free space on the hard disk



Microsoft Windows™ 2000 or XP



128MB of Read Access Memory



16-bit color display



CD-ROM Drive

The kit contains eZdsp board, USB cable, +5V universal power supply and CD
ROM for the code composer studio (CCS). The board is shown in Figure A.1 and the
Figure A.2 shows a block diagram of its basic configuration which mainly consists of the
following major blocks of logic:


Analog Interface Connector



I/O Interface Connector



On board Memory



JTAG Interface



Embedded USB JTAG Controller Interface

For more details, the layout of the top side of the board is shown in Figure A.2.
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Figure A.1

eZdspTM F28335 board [From spectrumdigital.com]

Figure A.2

Block diagram of the eZdspTM F28335 board [From spectrumdigital.com]
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Figure A.3

eZdspTM F28335 top layout [From spectrumdigital.com]

With reference to Figure A.3, the functions of the 14th connectors of the eZdspTM
F28335 are shown in the Table A.1
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Table A.1

eZdspTM F28335 connector’s functions [From spectrumdigital.com]

The used connectors in this work are P6 as power connector [Figure A.4], P8 as
output interface [Figure A.5], and J201 as an onboard JTAG connector to provide an
interface to emulators with assembly language and ‘C’ language debug.

Figure A.4

eZdspTM F28335 Power Connector layout [From spectrumdigital.com]
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Figure A.5

P8 I/O Connectors [From spectrumdigital.com]

The input/output pins in P8 shown in Figure A.5 and Table A.2 present the signals from
the digital signal controller. The pins 11, 12, 13, 14, 16, and 21 are used to get the gating
signals which are the input to the gate drives. Jumper 4 (JR4) on the backside of the
board can be used to get +3.3 V or +5 V at the first pin.
Table A.2

A.3

P8 I/O connectors

Simulink setup2

Code composer studio (CCS or CCStudio) for C2000 is the software development
tool for the eZdspTM F28335. The current version is V5, but it is important to know the
2

www.ti.com/product/tms320f28235
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suitable version for the used MATLAB version. If the work is done based on MATLAB
2009, then it is recommended version is V3.3.
MATLAB/Simulink can provide the automated code generating tool for the DSP
through the Target Support Package toolbox. MATLAB will be the communication
channel between the user and the DSP. In this work, MATLAB/Simulink is used to
generate the code to the DSP and run the executable program in CCS.
Certain minimum skills are required to use Simulink and this DSP effectively. For
the presented hardware work, the following skills can be listed:
1. Basic usage of MATLAB/Simulink
2. Discrete time signal processing
3. PWM parameter settings
4. Hardware configuration on the modular inverter and its control board
5. Using internet search engines
Figure A.6 shows the Simulink toolbox used in developing the discrete algorithm.
There are many libraries but the used blocked should be from ‘C28x3x DSP Chip
Support’ library which is compatible with the eZdspTM F28335.
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Figure A.6

Target Support Simulink toolbox

Similar yo any program, Figure A.7 shows the desktop icon used to run the Code
Composer Studio.

Figure A.7

Icon of the code composer studio v3.3
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The following sequence is very important to make sure that the Simulink code is
transferred to the DSP:
1. Run the MATLAB as administrator
2. Open the Simulink module
3. Connect the eZdspTM F28335 to power and to the computer using the
supplied USB cable.
4. Run the CCStudio
5. Connect CCStudio with the DSP by selecting Debug->Connect from the
menu bar of the CCStudio
6. Start the code build process by clicking on the incremental build icon in
the Simulink file
7. Wait until the CCStudio shows the final massage without any errors
8. Repeat the same sequence again if the connections between the CCStudio
and DSP is lost
A.4
A.4.1

Hardware specifications
BP7B gate drivers3

According to the manufacturer [www.pwrx.com] “the BP7B is a complete isolated
interface circuit for six and seven pack low and medium power L-Series IPMs. This
circuit features the VLA606-01R opto-interface IC for isolation of control signals and
isolated power supplies for the IPM’s built-in gate drive and protection circuits. The
isolated interface helps to simplify prototype development and minimize design time by

3

http://www.pwrx.com/
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allowing direct connection of the IPM to logic level control circuits.” The board of the
BP7B Gate driver is shown in Figure A.8, while Figure A.9 shows its circuit diagram.
The full datasheet can be found using the following link:
http://www.pwrx.com/Product/BP7B-LB

Figure A.8

The board of the BP7B gate driver [www.pwrx.com]
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Figure A.9

Explanation circuit of the BP7B gate driver [www.pwrx.com]
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A.4.2

PM100CL1A06 three-phase IGBT module4

The main component of the VSI is the three-phase inverter. Figure A.10 shows a
‘100A/600V’ Powerex Intellimod™ intelligent power modules which are isolated base
modules designed for power switching applications operating at frequencies to 20kHz.
Built-in control circuits provide optimum gate drive and protection for the IGBT and
free-wheel diode power devices [www.pwrx.com]. The important characteristics for this
inverter are shown in Table A.1 while the full datasheet can be found using the following
link: http://www.pwrx.com/pwrx/docs/PM100CL1A060.pdf

Table A.3

Characteristics of the PM100CL1A06 three-phase inverter
Characteristics

Value

Collector-Emitter voltage

20V

Collector current

100A

Peak collector current

200A

Collector dissipation

390W

Recommended conditions

4

Supply voltage

≤ 400V

Control supply voltage

15.0±1.5V

PWM input frequency

≤ 20kHz

Dead-time

≥2µs

http://www.pwrx.com/Product/PM100CL1A060
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Figure A.10 PM100CL1A06 three-phase inverter

Figure A.1

Capacitors
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Figure A.3

Fixed resistors

Figure A.4

Three-phase uncontrolled rectifier 36MT80

Figure A.5

Variable power resistors
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